```
12/3. K/1
                  (Item 1 from file: 350)
DIALCG(R) File 350: Derwent WPIX
(c) 2008 The Thomson Corporation. All rts. reserv.
0016625589 - Drawing available
WPI ACC NO: 2007-340526/200732
Related WPI Acc No: 2007-891164
XRPX Acc No: N2007-251548
Integrated circuit interconnections testing method for electronic system
involves applying alternating current stimulus to alternating current
coupled Interconnection during run-state/idle controller state
Patent Assignee: CISCO TECHNOLOGY INC (CISC-N)
Inventor: BAEG S H; CHUNG S S
Patent Family (1 patents, 1 countries)
Dat ont
                                                Application
Number
                                  Dat e
                                                Number
                                                                       Kind Date
                                                                                              Ubdat e
US 7174492
                          B1 20070206 US 2001834506
                                                                         A 20010412 200732 B
Priority Applications (no., kind, date): US 2001834506 A 20010412
Patent Details
Number
                       Kind Lan
                                         Pg Dwg Filing Notes
                          B1 FN
US 7174492
Original Publication Data by Authority
Ar gent i na
Assignee name & address:
Claims:
A having a plurality of voltage transitions; scanning an initiate AC test instruction into the instruction register of both ICs; performing an execute AC test instruction by moving the TAP controller to the Pun-Test/Ique state and holding the TAP controller of both ICs in the
Pun-Test/Idle state for the time required to complete execution of...
Basic Derwent Week: 200732
12/3, K/2 (Item 2 from file: 350)
DIALOG(R) File 350: Derwent WPIX
(c) 2008 The Thomson Corporation. All rts. reserv.
0016365710 - Drawing available
WPI ACC NO: 2007-081880/200708
Related WPI Acc No: 2002-673401
XBPX Acc No: N2007-056935
Multi-core processing apparatus consists of test access port controller in
each processor core, which is selected dynamically for controlling
distributed test control mechanism
Patent Assignee: MINER DE (MINE-I); MURRAY SW (MURR-I); TUSJ
(TUSJ-I)
Inventor: MINER DE: MURRAY SW: TUSJ
Patent Family (1 patents, 1 countries)
Pat ent
                                                Application
                        Ki nd
Number
                                   Dat e
                                                Number
                                                                       Ki nd
                                                                                 Dat e
                                                                                              Ubdat e
                                                                          A 20001222
US 20060248426 A1 20061102
                                               US 2000746676
US 2006477837
                                                                                              200708 B
                                                                          A 20060629
Priority Applications (no., kind, date): US 2000746676 A 20001222; US 2006477837 A 20060629
Patent Details
                                         Pg Dwg Filing Notes
15 9 Continuation of application US
Number
                      Kind Lan
US 20060248426
                        A1 FN
     2000746676
  Alerting Abstract ... NOVELTY - A multi-core processor comprises a test
All erting Abstract... NAMELITY - A multi-core processor comprises a test access port controller (TAPC) in each processor core and test access port (TCP) configuration registers in a non-processor core. The TAPCs and the configuration register are coupled through integrated test buses (114, 124). One of the TAPCs is dynamically selected...
```

# Original Publication Data by Authority

ArgentinaBasic Derwent Week: 200708

```
12/3, K/3 (Item 3 from file: 350)
DIALOG(R) File 350: Derwent WPIX
(c) 2008 The Thomson Corporation. All rts. reserv.
0014345598 - Drawing available
WPI ACC NO: 2004-533810/200451
XRPX Acc No: N2004-422789
Test access port controllers coupling method in integrated circuit, involves selecting test access port controller based on state of bit in
controller, and coupling selected controller's terminals to external
terminal s
Patent Assignee: KONINK PHILIPS ELECTRONICS NV (PHIG): US PHILIPS CORP
  (PHI G
Inventor: STEINBUSCH O
Pat ent Family (10 pat ents, 106 countries)
Pat ent
                                         Application
Number
                     Ki nd
                              Dat e
                                         Number
                                                            Ki nd
                                                                     Date
                                                                                Updat e
WO 2004057357
                           20040708
                                         WO 2003I B5950
                                                               A 20031215
                      A1
                                                                                200451
                            20040714
                                                                                200474
ALL 2003288584
                      Α1
                                         ALL 2003288584
                                                                   20031215
                                                                                           F
EP 1579229
                      A1
                           20050928
                                         EP 2003780425
                                                                                200563
                                                                   20031215
                                         WO 20031 B5950
                                                                   20031215
JP 2006510980
                      w
                           20060330
                                        WO 20031 B5950
                                                                   20031215
                                                                                200623
                                         JP 2004561840
                                                                   20031215
LIS 20060090110
                      A1
                           20060427
                                        WO 20031 B5950
                                                                   20031215
                                                                                200629
                                         US 2005539104
                                                                   20050615
                            20060201
                                         CN 200380106839
                                                                   20031215
CN 1729401
                                                                                200643
KR 2005084395
                      Α
                            20050826
                                         WO 20031 R5950
                                                                   20031215
                                                                                200644
                                         KR 2005711239
                                                               Α
                                                                   20050617
                                        EP 2003780425
FP 1579229
                      B1
                           20061122
                                                                   20031215
                                                                                200677
                                         WO 2003I B5950
                                                                   20031215
DE 60309931
                           20070104
                                         DE 60309931
EP 2003780425
                                                                   20031215
                                                                                200705
                                                                   20031215
                                         WO 20031 B5950
                                                                   20031215
DE 60309931
                      T2
                           20070913
                                        DE 60309931
EP 2003780425
                                                                   20031215 200761 F
                                                                   20031215
                                         WO 20031 B5950
                                                               A 20031215
Priority Applications (no., kind, date): US 2002435395 P 20021220
Patent Details
                                   Pg
22
Number
                   Kind Lan
                                       Dwg Filing Notes
WO 2004057357
                     A1 EN
NZ 2004U9/393 AT EN SATE STATE AND AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI EG EG CH GM HFI HU DI LI IN IS JP KE KG KFI KRI ZC LC KL KL RL SL T LU LV MA DM AG MAN MAY MAX MZ NI NO NZ CM PA PH PL PT RO PLU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW
Regional Designated States, Criginal: AT BE BG BW CH CY CZ DE DK EA EE ES
FI FR GB CH GR HU I E I T KE LS LU MC MW MZ NL OA PT RO SD SE SI SK SL
SZ TR I Z UG ZM ZW
                                               Based on OPI patent
AU 2003288584
                      A1
                           FN
                                                                            WO 2004057357
                      A1 EN
EP 1579229
                                                PCT Application WO 20031B5950
                                               Based on CPI patent
                                                                            WO 2004057357
                                                  AL AT BE BG OH CY CZ DE DK EE ES FI
Regional Designated States, Original: AL AT BE BG CH CY CZ I
FR GB GR HU I E I T LI LT LU LV MC MK NL PT RO SE SI SK TR
                                                PCT Application WO 2003IB5950
JP 2006510980
                          .ĪA
                                   17
                                               Based on CPI patent
                                                                            WO 2004057357
                                               PCT Application WO 2003IB5950
PCT Application WO 2003IB5950
US 20060090110
                      A1
                            EN
KR 2005084395
                      Α
                           KO
                                                Based on OPI patent
                                                                            WO 2004057357
FP 1579229
                      B1
                           ΕN
                                                PCT Application WO 2003IB5950
                                               Based on CPI patent WO 2004057357
AT BE BG CH CY CZ DE DK EE ES FI FR
Regional Designated States, Criginal: AT BE BG C

CB CR HUIE IT LI LUMC NL PT ROSE SI SK TR
DF 60309931
                                               Application EP 2003780425
                          DE
                                                PCT Application WO 2003 B5950
                                               Based on CPI pat ent EP 1579229
```

DE 60309931 T2 DE

Based on CPI pat ent WD 2004057357 Application EP 2003780425 PCT Application WD 20031B5950 Based on CPI pat ent EP 1579229 Based on CPI pat ent WD 2004057357

OFIGINAL TITLES:
CONNECTING MULTIPLE TEST ACCESS PORT CONTROLLERS THROUGH A SINGLE
TEST ACCESS PORT...

... CONNECTING MULTIPLE TEST ACCESS PORT CONTROLLERS THROUGH A SINGLE TEST ACCESS PORT...

... CONNECTING MULTIPLE TEST ACCESS PORT CONTROLLERS THROUGH A SINGLE TEST ACCESS PORT...

 $\dots$  Connecting  $\mbox{multiple}$  test access  $\mbox{port}$  controllers on a single test access  $\mbox{port}\dots$ 

... CONNECTING MULTIPLE TEST ACCESS PORT CONTROLLERS THROUGH A SINGLE TEST ACCESS PORT...

Al erting Abstract ... NOVELTY - An initial bit of each test access port (TAP) controllers (102.105) is reset to a specific state. A signal is output based on the state of bit in the controllers. A TAP controller is selected based on the signal. The external input... ... ADVANTACE - Several TAP controllers are accessed without using additional chip pins, by adding single bit to data register of...

# Original Publication Data by Authority

#### Ar gent i na

Assignee name & address:

Original Abstracts:
Multiple test access port (TAP) controllers on a single chip are accessed, while maintaining the appearance to an outside observer of having only a single test access port controller. By adding a single bit to a data register (212) of each of a plurality of TAP controllers (102, 106), along with straightforward combinational logic, the plurality of TAP controllers can be accessed without the need for additional chip pins, and without the need for additional TAP controllers. Toggling the state of the added bits in the respective data registers of the plurality of TAP controllers provides the control information for either selecting one TAP controller of dalsy-chaining of the plurality of TAP controllers.

# Multiple ...

. Multiple test access port (TAP) controllers on a single chip are accessed, while maintaining the appearance to an outside observer of having only a single test access port controller. By adding a single bit to a data register (<a href="https://docs.press.org/10.26/bb">https://docs.press.org/10.26/bb</a>, along with straightforward combinational logic, the plurality of TAP controllers (cab-ide) accessed without the need for additional chip pins, and without the need for additional chip pins, and without the need for additional TAP controllers. Toggling the state of the added bits in the respective data registers of the purality of TAP controllers provides the control information for either selecting one TAP controllers or daisy-chaining of the purality of TAP controllers.

<sup>...</sup> Multiple test access port (TAP) controllers on a single chip are accessed, while me mintaining the appearance to an outside observer of having only a single test access port controller. By adding a single bit to a data register (212) of each of a plurality of TAP controllers (102, 106), along with straightforward combinational logic, the plurality of TAP controllers can be accessed without the need for additional chip pins, and without the need for additional TAP controllers. Toggling the state of the addeed bits in the respective data registers of the plurality of TAP controllers provides the control information for either selecting one TAP controllers controllers chaining of the plurality of

```
TAP controllers.
```

Claims:

MAIN method of coupling a plurality of test access port, TAP controllers (102, 106) that each comprise a one-bit register (212) for storing a first register bit to a single external interface, comprising: a) storing a first register bit to a single external interface, comprising: a) resetting the first register bit in the one-bit register (212) of each of plurality of TAP control ers (102, 108) to a known state; b) TAP control ers (102, 108) to a known state; b) TAP control ers (102, 108) to a known state; b) TAP control ers (102, 108) and external ers (102, 108) and external ers (102, 108) and (102, 108) and (102, 108) and (102, 108); and external ers (102, 108); and external output terminal; <b > characterized by </b > producing the first signal (216) based, at

least in part, on the state of the first register bit in each of the plurality of TAP controllers (102, 106...

... What is claimed is: <b-1</br>
... What is claimed is: <b-1</p>
db>. A method of coupling a plurality of test access port (TAP) controllers to a single external interface, comprising: resetting a first bit in each of plurality of TAP affirst controllers (<b-1000 to the plurality of TAP affirst controllers (<b-1000 to the plurality of TAP controllers based, at least in part, on the first signal; coupling an external input terminal to an input terminal of the selected one of the plurality of TAP controllers; and coupling an output terminal of the selected one of the plurality of TAP controllers to an external output terminal .... Basic Derwent Week: 2003WO 180005950</p>

```
12/3, K/4 (Item 4 from file: 350)
DIALOG(R) File 350: Derwent WPIX
(c) 2008 The Thomson Corporation. All rts. reserv.
```

0014240100 - Drawing available WPI ACC NO: 2004-426136/200440 XRPX Acc No: N2004-338417

Multi-processor system has processors respectively connected to debug execution units, which are selected by selector for performing debugging Patent Assignee: RENESAS TECHOLOGY (RENE-N); RENESAS TECHNOLOGY OCRP (RENE-N); RENESAS TECHNOLOGY KK (RENE-N)

(RENE-N); RENESAS HAYASE K Inventor:

Patent Family (3 patents, 3 countries) Application Pat ent

Number Ki nd Dat e Number Ki nd Dat e I bdat e A 20040610 JP 2002330310 A 20021114 A1 20040819 US 2003654893 A 20030905 A 20040602 CN 200310114386 A 20031114 JP 2004164367 200440 B US 20040163012 200455 ON 1501250 200465

Priority Applications (no., kind, date): JP 2002330310 A 20021114

Patent Details Kind Lan Pg Dwg Filing Notes JP 2004164367 JA Original Publication Data by Authority

#### Ar gent i na

Assignee name & address: Original Abstracts:

Original Abstracts: ... When only the CPU (<b>7</b>>0) is to be debugged, a TAP controller (<b>100</b>) so that a signal (<b>100</b>) so that a signal (<b>10</b>) so that a signal (<b>10</b>) is 'L'. When only the CPU (<b>10</b>) is to be debugged, the 'TAP controller (<b>10</b>) sets the register (<b>10</b>) so that the signal (<b>10<<b>10</b>) is 'L' and the signal (<b>10<<b>10<<b>10</b>) is 'L' and the signal <math>(<b>10<<b>10<<b>10</b>) is 'L' and the signal <math>(<b>10<<b>10<<b>10</b>) is 'L' and the signal <math>(<b>10<<b>10<<b>10</b>) and <math>(<b>10<<b>10</b>) are to be debugged, the 'TAP controller (<b>10<<b>10</b>) sets the register (<b>10<<br/>10</b>) sets the register <math>(<b>10<<br/>10</b>) are to be debugged. The 'TAP controller (<b>10<<br/>10</b>) sets the register of be (<b>101</b>) sets (ne register (<b>101</b>) sets (ne register (<b>101</b>) and (S<b>12</b>) are both

Claims: Basic Derwent Week: 200440

```
12/3, K/5 (Item 5 from file: 350)
DIALOG(R) File 350: Derwent WPIX
(c) 2008 The Thomson Corporation. All rts. reserv.
0013997790 - Drawing available
WPI ACC NO: 2004-178974/200417
XRPX Acc No: N2004-142285
Integrated circuit of microprocessor, includes standard chip-level test
access port controller that stores core select bits, each indicating whether corresponding core is selected for built-in self test
(BIST) operation
Patent Assignee: PENDUPKAR RY (PEND-I); SUN MICROSYSTEMS INC (SUNM)
Patent Family (6 patents, 101 countries)
Pat ent
                                           Application
                              Dat e
                                                               Ki nd
Number
                      Ki nd
                                           Number
                                                                        Dat e
                                                                                    Ubdat e
                                                                  A 20020703
US 20040006729
WO 2004005949
                            20040108
                                          US 2002189870
WD 2003US21101
                      A1
                                                                                    200417
                       A1
                             20040115
                                                                      20030702
                                                                                    200417
AU 2003249712
                                                                                    200459
                       A1
                             20040123
                                          AU 2003249712
                                                                      20030702
GB 2404446
                       Α
                             20050202 WD 2003US21101
                                                                      20030702
                                                                                    200510 E
                                           GB 200425535
                                                                      20041119
                       B1 20041211 TW 2003118226
TW 225199
                                                                  A 20030703
                                                                                    200535
                            20040401 TW 2003118226
                                                                  A 20030703 200568 E
TW 200405166
                       Α
Priority Applications (no., kind, date): US 2002189870 A 20020703
Patent Details
                    Kind Lan
                                     Pg Dwg Filing Notes
15 8
Number
US 20040006729
                     A1 EN
WO 2004005949
                       A1 FN
National Designated States, Criginal: AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA OH ON CO OR CU CZ DE DK DM DZ EO EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC KL KIR IS LT LU LV MA DM GM KM WW MW M M NO NZ OM PH PL PT RO FU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG UZ VC VN VU ZA ZM ZW
Regional Designated States, Criginal: AT BE BG CH CY CZ DE DK EA EE ES FI
FR GB GH GN CR HU IE IT KE LS LU MC MW MZ NL OA PT RO SD SE SI SK SL SZ
TR TZ UG ZM ZW
AU 2003249712
                                                  Based on CPI patent WD 200400
PCT Application WD 2003US21101
                      A1
                             FN
                                                                                WO 2004005949
GB 2404446
                       Ä
                             ĒΝ
                                                  Based on CPI patient WD 2004005949
```

Integrated circuit of microprocessor, includes standard chip-level test access port controller that stores core select bits, each indicating whether corresponding core is selected for built-in self test (BIST) operation

All erting Abstract ... elements, core-level master BIST (built-in self test) controller (304) and standard core-level test access port (TAP) controller (302), integrally coupled to each other. A standard chip-level test access port controller coupled to chip-level master BIST controller, has a core select register for storing core select bits, each indicating whether a corresponding core is selected for a BIST operation.

Original Publication Data by Authority

B1 7H

A ZH

# Ar gent i na

TW 225199

TW 200405166

Assignee name & address:

Original Abstracts:

access port (TAP) controller, a chip-level moster BIST controller, and a test pin interface. Each processor core includes a JTAG-compliant TAP controller and one or more BIST enabled memory arrays. The chip TAP controller includes one or more user defined registers, including a core select register and a test mode register. The core select register stores a plurality of core select bits that select corresponding processor cores for BIST operations...

...access port (TAP) controller, a chip-level master BIST controller, and a test pin interface. Each processor core includes a JTAG compliant TAP controller and one or more BIST enabled memory arrays. The chip TAP control er includes one or more BIST enabled memory arrays. The chip TAP control er includes one or more user defined registers, including a core select register and a test mode register. The core select register stores a plurality of core select bits that select corresponding processor cores for BIST operations.

..port (TAP) controller coupled to the core master BIST controller; a chip-level master BIST controller coupled to the core master BIST controller and chip-level test access port (TAP) controller coupled to the chip-level master BIST controller and having a core-select register for storing a plurality of core select bits, each indicating whether a corresponding core is selected for a BIST operation. Basic Derwent Week: 200417

12/3, K/6 (Item 6 from file: 350) DIALCQ(R) File 350: Derwent WPIX (c) 2008 The Thomson Corporation. All rts. reserv.

0013960681 - Drawing available WPI ACC NO: 2004-141344/200414 XRPX Acc No: N2004-112776

M crochip burn-in test design generates pseudorandom test vectors based on message indicating burn-in test stage of microchip, and shifting generated vectors one-by-one into internal scan chain of flip flop Patent Assignee: SUN M CRCSYSTEMS INC (SUNM)

Inventor: GDS-HAN F

Patent Family (1 patents, 1 countries) Pat ent Application

Number Ki nd Dat e Number

Dat e Ki nd Undat e B1 20040106 US 2000635996 US 6675338 A 20000809 200414 B

Priority Applications (no., kind, date): US 2000635996 A 20000809

Patent Details

Pg Dwg Filing Notes Number Kind Lan US 6675338 R1 EN

Original Publication Data by Authority Ar gent i na

Assignee name & address:

Claims:
...controller having a first input, a second input, and an output; a Linear
Feedback Shift Register (LFSF) having an input and an output, said input
of said LFSR coupled to said output of said TAP controller, wherein said
LFSR further includes an XOR gate having five inputs and an output, an output on each of a last, second-to-last, third-to-last, twenty-second-to-last, and first...

12/3, K/7 (Item 7 from file: 350) DIALOG(R) File 350: Derwent WPIX (c) 2008 The Thomson Corporation. All rts. reserv.

0013498290 - Drawing available WPI ACC NO: 2003-590807/ 200356

XRAM Acc No: C2003-160458 XRPX Acc No: N2003-470339

Semi conductor integrated circuit for copier, has noise detectors to detect Sem conductor in egrated circuit for copier, has noise detectors to de noise mixing corresponding to each boundary scan register cell and to output result through shift output terminal Patent Assignee: KCNICA CORP (KCNS) Inventor: TAKACH H, TAKACI M

Patent Family (1 patents, 1 countries)

Application Pat ent Number Kind Date Number Kind Date Updat e JP 2003057306 A 20030226 JP 2001246156 A 20010814 200356 B

Priority Applications (no., kind, date): JP 2001246156 A 20010814

Patent Details

Kind Lan Pg Dwg Filing Notes JP 2003057306 .IA

Alerting Abstract ...output shift terminal (114) for boundary scan test. A switching unit switches the signal from test access port controller (105) and stores each sampling clock which is higher than standard clock frequency in memory of each boundary scan register cell (110) based on which several noise detectors detect the noise mixing. A shift output...

Original Publication Data by Authority

Ar gent i na. . .

12/3, K/8 (Item 8 from file: 350) DIALOG(R) File 350: Derwent WPIX

(c) 2008 The Thomson Corporation. All rts. reserv.

0012863738 - Drawing available WPI ACC NO: 2002-722632/ 200278

Related WPI Acc No: 2002-537842 XRPX Acc No: N2002-569835

Circuit nodes sequentially accessing method in IEEE 1149.4 compatible mixed signal circuit, involves shifting switch enabling logic value to next boundary module and monitoring or driving corresponding signal node Patent Assignee: SUNTER S K (SUNT-I)
Inventor: SUNTER S K

Patent Family (1 patents, 1 countries)

Pat ent Application

Number Ki nd Date Number Ki nd Date Updat e US 20020099990 A1 20020725 US 2001768501 A 20010125 200278 B

Priority Applications (no., kind, date): US 2001768501 A 20010125

Patent Details

Pg Dwg Filing Notes Number Kind Lan IS 20020099990 A1 FN

Original Publication Data by Authority

Ar gent i na

Assignee name & address:

Original Abstracts:

...in an IEEE 1149.4 compatible mixed-signal circuit having a test access port controller, a boundary scan register having a boundary module associated with each circuit node, analog busses for accessing the circuit nodes and connecting the analog bus pins...

each boundary module, the boundary modules having analog switches for selectively accessing the busses, shift register elements and associated update latches for controlling the analog switches, the method comprising initializing the boundary modules with logic... Claims:

12/3, K/9 (Item 9 from file: 350)

DIALOG(R) File 350: Derwent WPIX (c) 2008 The Thomson Corporation. All rts. reserv.

0012687108 - Drawing available WPI ACC NO: 2002-537842/ 200257 Related WPI Acc No: 2002-722632

XRPX Acc No: N2002-425884 Sequential circuit node accessing method for signal mixer circuit, involves

```
shifting switch-enabling logic value from one boundary module to next module after suppressing capture operation in each boundary module Patent Assignee: LOGICVISION INC (LOGI-N) Inventor: SUNTER'S K
Patent Family (4 patents, 96 countries)
                                             Application
Pat ent
Number
                       Ki nd
                                Date
                                             Number
                                                                  Ki nd
                                                                           Date
                                                                                        I bdat e
WO 2002052289
                        A1 20020704
                                            WO 2001CA1683
                                                                     A 20011129
                                                                                        200257
CA 2329597
                       A1 20020622 CA 2329597
B2 20040210 US 2001768501
A1 20020708 AU 2002221391
                                                                         20001222
                                                                                        200257
                                                                     Α
                                                                                                   Ε
US 6691269
                                                                         20010125
                                                                                        200413 E
AU 2002221391
                                                                     A 20011129 200427 E
Priority Applications (no., kind, date): CA 2329597 A 20001222
Patent Details
                     Kind Lan
                                      Pg Dwg Filing Notes
37 13
Number
                       A1 EN
WO 2002052289
NO ZUCUSUSZESP AH EN 37 13
National Designated States, Original: AE AG AL AM AT AU AZ BA BB BG BR BY
BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID
IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MK MZ
NO NZ PH PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US LZ VN YU
    ZA ZW
Regional Designated States, Original: AT BE CH CY DE DK EA ES FI FR G
GM GR IE IT KE LS LU MC MW MZ NL OA PT SD SE SL SZ TR TZ UG ZM ZW
                                                     AT BE CHICY DE DK EA ES FI FR GB GH
CA 2329597
                        A1 EN
AU 2002221391
                        A1 FN
                                                   Based on CPI pat ent WD 2002052289
  Alerting Abstract ... and reduces the number of clock cycles required to
access subsequent node by shifting the switch enabling bit from one BSR. Provides rapid access mode to facilitate rapid sequential access of
the circuit...
Original Publication Data by Authority
Ar gent i na
Assignee name & address:
Original Abstracts:
  ..in an IEEE 1149.4 compatible mixed-signal circuit having a test access
port controller, a boundary scan register having a boundary module associated with each circuit node, analog busses for accessing the
circuit nodes and connecting the analog bus pins...
   . each boundary module, the boundary modules having analog switches for
selectively accessing the busses, shift register elements and associated
update latches for controlling the analog switches, the method comprising initializing the boundary modules with logic...
 ...IEEE 1149.4 compatible mixed-signal circuit having a test access port
controller having a plurality of states including ShiftDR,
UbdateDR and CaptureDR, a boundary scan register having a boundary module
associated with each said
Basic Derwent Week: 200257
 12/3 K/10
                     (Item 10 from file: 350)
DI ALCG(R) File 350: Der went WPIX
(c) 2008 The Thomson Corporation. All rts. reserv.
0012667329 - Drawing available
WPI ACC NO: 2002-517344/ 200255
Related WPI Acc No: 2002-487999; 2002-705204
XRPX Acc No: N2002-409297
Snoopy test access port architecture has controller which regulates switch
to disconnect first port from second port when snoopy instruction register 
stores predetermined wake-up instruction 
Patent Assignee: TEXAS INSTRINC (TEXI) 
Inventor: BM-TTACHARYA IN
```

Patent Application Number Kind Date Number Kind Date Update US 6381717 B1 2020430 US 199882992 P 19980424 200255 B

Patent Family (1 patents, 1 countries)

# US 1999298801 A 19990423

Priority Applications (no., kind, date): US 199882992 P 19980424; US 1999298801 A 19990423

Patent Details

Number Kind Lan Pg Dwg Filing Notes
US 6381717 BI EN 26 18 Related to Provisional US 199882992
Alerting Abstract ... existing taped core without requiring any modification to the existing core. Eliminates necessity for a second test access nort.

test access port controller contained within the test access port linking module. Enables simplification of the design and test...

Original Publication Data by Authority

## Ar gent i na

Assignee name & address:

Original Abstracts:

...of the electronic circuit. An internal state in the test access port control er, such as bits in a data register, controls the switch state of the programmable switch. When an embedded core circuit is connected for test, the...

... port operating in accordance with said predetermined set of a plurality of test states; a test access port controller connected to said first test access port, said test access port controller including a switch

. . .

...port to said second test access port of one of said plurality of testable embedded core circuits, said test access port controller operating in a one of a plurality of snoopy states corresponding to said test state of said second test access port, said test access port including a snoopy instruction register loadable from said test data input line when said test access port controller is in a snoopy state corresponding to an instruction input state of one of:

...core circuits, said test access port controller controlling said programmable switch to disconnect said first test access port from said second test access port of all said at least one testable embedded core circuit when said snoopy instruction register stores a predetermined wake-up instruction. Basic Derwent Week: 200255

12/3, K/11 (Item 11 from file: 350) DIALOG(R) File 350: Derwent WPIX

(c) 2008 The Thomson Corporation. All rts. reserv.

0012264111 - Drawing available WPI ACC NO: 2002-204296/ 200226

XPPX Acc No: N2002-155343
Integrated circuit tester for IC chips having multiple cores and associated Test Link Modules (TLM) where each core has an internal TM with a register for storing instructions and a bit for storing an instruction passing indication signal

Patent Assignee: PHILIPS SEM CONDUCTORS INC (PHIG)

Patent Family (1 patents, 1 countries)

Patent Application

Number Kind Date Number Kind Date Update
US 6311302 B1 20011030 US 1999283648 A 19990401 200226 B

Priority Applications (no., kind, date): US 1999283648 A 19990401

Patent Detail:

Number Kind Lan Pg Dwg Filing Notes US 6311302 B1 EN 7 2

Original Publication Data by Authority

### Ar gent i na

Assignee name & address: Original Abstracts: . specification and without requiring more scan chains per TAPprimeed core. Che particular example embodiment includes each of the designprimes multiple cores including multiple cosess port (TAP) control lers, and including an internal TLM having a TLM register adapted to store a decodable instruction and a supplemental storage circuit adapted

to store a... Claims:

..access pins for selecting functions internal to the IC. comprising multiple cores within the IC. each of the multiple cores including multiple test -access port (TAP) controllers and including an internal TLM wherein the TLM includes a storage unit having a TLM register adapted to store a decodable in struction and a supplemental storage circuit adapted to store a coded signal; anda...

. coupled with a common interface and with each of the multiple cores via the TLM register and the supplemental storage circuit, wherein the chip-level TLM and the multiple cores are... Basic Derwent Week: 200226

12/3, K/12 (Item 12 from file: 350) DIALCQ(R) File 350: Derwent WPIX (c) 2008 The Thomson Corporation. All rts. reserv.

0010627403 - Drawing available WPI ACC NO: 2001-233950/ 200124 XRPX Acc No: N2001-167179

Boundary scan compliant component couples each boundary scan register cell to unclocked input buffer, if instruction register is loaded with one of IEEE 1143.1 defined test instruction of Patent Assignee: COMPAQ COMPUTER COPP (COPQ) Inventor: BHAVSARD K; BIPO L L

Patent Family (1 patents, 1 countries) Application

Number Ki nd Dat e Number Ki nd Dat e Updat e US 6163864 20001219 US 199895149 A 19980610 200124 B Α

Priority Applications (no., kind, date): US 199895149 A 19980610

Patent Details

Kind Lan Pg Dwg Filing Notes Number US 6163864 ĒΝ

Original Publication Data by Authority Ar gent i na

Assignee name & address: Original Abstracts:

...is a clocked and an unclocked input buffer. Coupled to the TAP is an instruction register for receiving Standard defined and other test instructions provided by the external circuitry at the...

. associated with a different one of the input pins and connected to the output of each input buffer coupled thereto, and a TAP controller for generating control signals to capture and shift data through the boundary scan cells in response to test instructions received by the instruction scan cells in response to test instructions received by the instruction register. Compliance control circuitry, responsive to the instruction register and the TAP controller, operates to couple each BSR cell to the second input buffer when the instruction register has been loaded with a Standard defined instruction. When the instruction register has been loaded with an instruction corresponding to an input threshold voltage test of the...

Claims: Claims:
...being responsive to the forwarded clock; input an instruction register coupled to the TAP, the instruction register for receiving IEEE 1149.1 defined and other test instructions provided by the external test. circuitry at the TAP; a boundary scan register coupled to the TAP, boundary scan register including boundary scan cells associated with each of the input prins and connected to the output of each input buffer coupled thereto; a TAP controller for generating control signals to capture data from outputs of the input buffers into the boundary scan cells to which the input buffers are connected...

... data through the boundary scan cells in response to test instructions received by the instruction register; and compliance control circultry, responsive to the instruction register and the TAP controller, for selectively coupling outputs of the first and second input buffers connected to each data input pin for capture by the BSR cell with which the input pin is ...

...compliance control circuitry coupling each BSR cell to the second input buffer when the instruction register has been loaded with one of the IEEE 1149.1 defined test instructions and coupling the BSR cell to the first input buffer when the instruction register...

```
Basic Derwent Week: 200124
12/3, K/13 (Item 13 from file: 350)
DIALOG(R) File 350: Derwent WPIX
(c) 2008 The Thomson Corporation. All rts. reserv.
0009446042 - Drawing available
WPI ACC NO: 1999-385103/ 199932
XRPX Acc No: N1999-288438
Boundary scan tester for integrated circuits
Description of the second of t
Patent Family (13 patents, 26 countries)
Pat ent
                                                                 Application
                                 Ki nd
                                                Dat e
                                                                                                              Dat e
Number
                                                                 Number
                                                                                                 Ki nd
                                                                                                                                Ubdat e
WO 1999024841
                                    A1
                                           19990520
                                                                 WD 1998US23420
                                                                                                     A 19981103
                                                                                                                                199932
US 6032279
                                    Α
                                            20000229
                                                                 US 1997965919
                                                                                                     Α
                                                                                                           19971107
                                                                                                                                 200018
NO 200002268
                                    Ä
                                            20000706
                                                                 WD 1998US23420
                                                                                                           19981103
                                                                                                                                200044
                                                                 NO 20002268
                                                                                                           20000428
EP 1036338
                                    A1 20000920
                                                                 EP 1998956523
                                                                                                     Ä
                                                                                                                                200047
                                                                                                           19981103
                                                                 WD 1998US23420
                                                                                                     A 19981103
                                            20001111
TW 411393
                                    Α
                                                                 TW 1998118562
                                                                                                     A 19981107
                                                                                                                                 200121
ON 1278332
                                    Ä
                                            20001227
                                                                 CN 1998810850
                                                                                                     Ä
                                                                                                           19981103
                                                                                                                                 200123
KR 2001040269
                                    Α
                                            20010515
                                                                 KR 2000704881
                                                                                                     Α
                                                                                                           20000504
                                                                                                                                 200167
JP 2001523005
                                                                 WD 1998US23420
                                    W
                                            20011120
                                                                                                     A 19981103
                                                                                                                                200204
                                                                  JP 2000519793
                                                                                                     A 19981103
                                                                 EP 1998956523
FP 1036338
                                    B1
                                           20041020
                                                                                                     Α
                                                                                                           19981103
                                                                                                                                200469
                                                                  WD 1998US23420
                                                                                                           19981103
                                                                                                                                200477 E
DE 69827159
                                            20041125
                                                                 DE 69827159
                                                                                                     A 19981103
                                                                  FP 1998956523
                                                                                                     Α
                                                                                                           19981103
                                                                 WD 1998US23420
                                                                                                     Α
                                                                                                           19981103
NO 317781
                                    B1
                                            20041213
                                                                 WD 1998US23420
                                                                                                          19981103
                                                                                                                                200482
                                                                 NO 20002268
                                                                                                           20000428
                                                                                                     Α
DE 69827159
                                    T2
                                            20051117
                                                                 DE 69827159
                                                                                                     Α
                                                                                                            19981103
                                                                                                                                200576
                                                                  EP 1998956523
                                                                                                     A 19981103
                                                                 WD 1998US23420
                                                                                                     A 19981103
ON 1176383
                                    С
                                            20041117 CN 1998810850
                                                                                                    A 19981103 200617 E
Priority Applications (no., kind, date): US 1997965919 A 19971107
Patent Details
                               Kind Lan
Number
                                                              Dwg Filing Notes
WO 1999024841
                                  A1 EN
National Designated States, Original: CA CN JP KR NO SG
Regional Designated States, Original: AT BE CH CY DE DK ES FI FR G8 GR IE
      IT LUMCNĚ PT SE
NO 200002268
                                  A NO
A1 EN
                                                                            PCT Application WD 1998US23420
PCT Application WD 1998US23420
EP 1036338
Based on CPI patent WD 1999024841
Regional Designated States, Original: DE FR GB IT NL
TW 411393
                                            ZH
JP 2001523005
                                           .IA
                                                         22
                                                                            PCT Application WD 1998US23420
                                                                            Based on OPI patent
                                                                                                                          WO 1999024841
EP 1036338
                                    B1 FN
                                                                            PCT Application WD 1998US23420
                                                                            Based on CPI patent WO 1999024841
Regional Designated States, Original: DE FR OB IT NL
```

DE 69827159 E DE Application EP 1998956523 PCT Application WO 1998US23420 Based on CPI patent EP 1036338 Based on CPI patent WD 1999024 WO 1999024841 NO 317781 B1 NO PCT Application WO 1998US23420 Previously issued patent NO 200002268 DE 69827159 T2 DF Application EP 1998956523 PCT Application WO 1998US23420 Based on CPI patent EP 1036338 Based on CPI patent WD 1999024841

Original Publication Data by Authority

Assignee name & address:

Ar gent i na

Ciaims: ...port controller connected to dedicated Boundary Scan pins including TMS and TCK pins, an instruction register communicating with the test access port controller and connected to dedicated Boundary Scan pins including...

...a boundary register, a bypass register, a plurality of test data registers and an address register all connected in parallel between the TD and TDD pins, all of said registers communicating with the instruction register, said address register being loaded with an address that points to a specific one of the test registers, a software instruction set adapted for decoding by the instruction register, said instruction set having first instructions dependent on an address of a target test data register and second instructions which are independent of addresses and. Basic Derwent Week: 199932

(Item 14 from file: 350) 12/3. K/14 DIALOG(R) File 350: Derwent WPIX
(c) 2008 The Thomson Corporation. All rts. reserv.

0009205656 - Drawing available WPI ACC NO: 1999-130669/ **199911** XRPX Acc No: N1999-095101

Hierarchically managed testable module for boundary scan testing - has The fair high I will managed testable module to robundary scan testing - mas mediate and components each one having slave component boundary scan output are coupled to master component part of the scan chain whose input and output are coupled to master component Patent Assignee: MJTOGALA INC (MSTI) Inventor: DELTRICH BL: HANDLY P. R. YOXEY R. F Patent Family (1 patents, 1 countries)

Application

Dat e Date Number Ki nd Number Ki nd Ubdat e US 5862152 A 19990119 US 1995558122 A 19951113 199911 B

Priority Applications (no., kind, date): US 1995558122 A 19951113

Patent Details

Kind Lan Pg Dwg Filing Notes Number LIS 5862152

Alerting Abstract ... 20) has a test access port (TAP) controller which controls a master component boundary scan register . Multiple slave components (22) have respective slave component boundary scan register which is controlled by TAP controller of master component. All the slave component boundary scan registers are coupled serially to form a boundary scan chain having an input and output both...

Original Publication Data by Authority

### Ar aent i na

Assignee name & address: Claims:

...component having a test-access-port (TAP) controller and having a master component boundary-scan register coupled to and controlled by said TAP

controller; a slave component having a slave component boundary-scan register coupled to and controlled by said TAP controller of said master component; said slave component is one of a plurality of slave component seach having a boundary-scan register coupled to and controlled by said TAP controller of said master component and; each said slave component boundary-scan register of said plurality of slave component component boundary-scan register of said plurality of slave component coupled to said master component and an...

```
12/3, K/15
                 (Item 15 from file: 350)
DIALCG(R) File 350: Derwent WPIX
(c) 2008 The Thomson Corporation. All rts. reserv.
             - Drawing available
WPI ACC NO: 1991-082104/ 199112
XRPX Acc No: N1991-063430
Dynamically reconfigurable signal processor - uses tap sections which can be reconfigured with coefficients and transfer paths on each cycle Patent Assignee: PH LIPS ELECTIFONICS NV (PHIG: PHILIPS CLOGILAMPENFAB NV
Inventor: BASILE C; JCHNSON B; JCHNSON B C; LEONARD J; M RON A; TERMAN C; TERMAN C J; WESTE N; WESTE N H E
Patent Family (6 patents, 5 countries)
                                    Application
Pat ent
Number
                  Ki nd
                          Dat e
                                    Number
                                                      Ki nd
                                                             Date
                                                                       Updat e
EP 417861
                         19910320
                                    EP 1990202406
                                                        A 19900910 199112
                    Α
US 5034907
                        19910723 US 1989406203
                    Α
                                                        A 19890912
                                                                       199132
                                    US 1990614043
                                                        A 19901109
JP 3174813
                        19910730 JP 1990242281
                                                        A 19900912
                    A3 19920916 EP 1990202406
FP 417861
                                                        A 19900910
                                                                       199339
EP 417861
                    B1
                                    EP 1990202406
                        19980610
                                                        A 19900910
                                                                       199827
                        19980716 DE 69032385
DE 69032385
                                                        A 19900910
                                                                       199834
                                    EP 1990202406
                                                        A 19900910
Priority Applications (no., kind, date): US 1990614043 A 19901109; US 1989406203 A 19890912
Patent Details
                 Kind Lan
                              Pa Dwa Filina Notes
Number
EP 417861
                        EN
                    Α
Regional Designated States, Original: DE FR GB
   417861
                    АЗ
                        ΕN
EP 417861
                    B1
                        ĒN
Regional Designated States, Original: DE FR GB
```

Original Publication Data by Authority

# Ar gent i na

DE 69032385

Assignee name & address:

Qaims:
...it, and a third data path (3a-3h) connected to the tap above it. A
...it, and a third data path (3a-3h) connected to the tap above it. A
control ler (16) contains memory to store both multi-bit coefficients
and control words available at he taps via a bus (225) at each cycle. The
control words reconfigure...

Application EP 1990202406 Based on CPI patent EP 417861

. . .

```
(Item 1 from file: 347)
14/3, K/1
DIALOG(R) File 347: JAPIO
(c) 2008 JPO & JAPIO. All rts. reserv.
```

04272964 \*\*I mage available\*\* SEM CONDUCTOR I NTEGRATED CI ROULT

05-264664 [JP 5264664 A] Cctober 12, 1993 (19931012) PUB NO PUBLI SHED:

NVENTOR(s):

APPLICANT(s): FWITSU LTD [000522] (A Japanese Company or Corporation), JP

APPL. NO.:

(Japan) (Japan FI LED: .ICURNAL ·

#### ABSTRACT

... test data resister part 1 consisting of a plurality of resisters to be tested; a TAP controller 2 for supplying a clock signal ceach resister of the test data resister part 1: an instruction resister 3 for temporarily storing...

... instruction decoder 4 for analyzing the command stored in the instruction resister 3; and a switching means 1 for selectively switching whether the clock signal from the TAP controller 2 is outputted to each resister of the test data resister part 1. The switching means 11 supplies the clock signal only to the resister which is a test target

14/3, K/2 (Item 2 from file: 347) DIALOG(R) File 347: JAPIO (c) 2008 JPO & JAPIO. All rts. reserv.

00940421 \*\*I mage available\*\*
TAP SWITCHING CONTROLLER

57-090721 [ JP 57090721 A] June 05, 1982 (19820605) YOSHI DA KATSUYA PLIB NO : PUBLI SHED:

INVENTCR(s): YOSHIDA KATSUYA APPLICANT(s): TOSHIBA CORP [000307] (A Japanese Company or Corporation), JP

(Japan) 55-166757 [JP 80166757] APPL. NO.:

FILED: JOURNAL:

November 28, 1980 (19801128) Section: P, Section No. 141, Vol. 06, No. 175, Pg. 44, Sept ember 09, 1982 (19820909)

# ABSTRACT

PURPCSE: To increase the lifetime of a tap switching controller, by applying the voltage reference value to both a tap switching device and a voltage controller from a setter and accordingly not only simplifying the cont rol.

14/3, K/3 (Item 1 from file: 350) DIALOG(R) File 350: Derwent WPIX

(c) 2008 The Thomson Corporation. All rts. reserv.

0014505872 - Drawing available WPI ACC NO: 2004-687791/200467 XRPX Acc No: N2004-544696

Tap multiplexer controller for use in wide area network e.g. asynchronous transfer mode network, has processor executing computer instructions defining logic to initiate fixed length window of time on detection of

Patent Assignee: NORTEL NETWORKS LTD (NELE) Inventor: HUNTER V; REDDY S; SENEVIRATHNE T Patent Family (1 patents, 1 countries) Pat ent Application

Kind Date Number B1 20040928 US 2000524093 Kind Date Update A 20000313 200467 B Number US 6798740

Priority Applications (no., kind, date): US 2000524093 A 20000313

Dwg Filing Notes Number Kind Ian US 6798740 B1 FN

Original Publication Data by Authority

Argentina

Assignee name & address:

Original Abstracts:

A method and apparatus selecting between primary switching fabric in an asynchronous transfer mode (ATM) network includes a Tap Mux controller that monitors the signals being transmitted to each of four fabric that monitors the signals being framsmitted to each of four fabric access devices. As each of the fabric access devices receives nine communication lines, the Tap Mux controller monitors a total for 36 communication lines on the primary switching fabric. Because the switching fabric is completely redundant, however, the Tap Mux controller also monitors a total of 36 communication lines on the protection switching fabric. The Tap Mux controller, therefore, Includes logic that defines 72 state machines that each monitor one of the 72 lines. Each state machine, in the described embodiment, initiates a defined length time window and counts errors therein. Protection path switching occurs, for example, only when 10 errors occur on any one of the 36 primary switching fabric lines being received by four fabric access devices therein within a 100 millisecond window initiated at the det ect i on. . . Claims:

14/3, K/4 14/3, K/4 (Item 2 from file: 350) DIALOG(R) File 350: Derwent WPIX

(c) 2008 The Thomson Corporation. All rts. reserv.

0014442986 - Drawing available WPI ACC NO: 2004-633638/200461

Related WPI Acc No: 2005-795246; 2006-077823

XRPX Acc No: N2004-500816

Optical switch in cable television system has photodiode connected to one of the two tap couplers in each path, and optical fiber connected to one of the two tap couplers in each path, and optical fiber connected between other couplers to couple optical signal in backup path, to primary path Patent Assignee: GEN INSTR COPP (GENN); JASTI C S (JAST-I) Inventor: JASTI C S

Patent Family (3 patents, 106 countries) Application Pat ent

Number Ki nd Dat e Number Ki nd Dat e Updat e A 20030211 A1 20040812 20040812 US 2003364825 20040826 WD 2004US3538 US 20040156579 200461 WO 2004072690 A2 20040206 200461 B2 20050913 US 2003364825 LIS 6944362 A 20030211 200560

Priority Applications (no., kind, date): US 2003364825 A 20030211

Patent Details

Pg Dwg Filing Notes Number Kind Lan

US 20040156579 WD 2004072690 A1 EN A2 EN

WO 200407/2590 AZ EN NATIONAL STATE OF A STA

Regional Designated States, Original: AT BE BG BW OH CY CZ DE DK EA EE ES FI FR GB GH GM GR HU IE IT KE LS LU MC MW MZ NL OA PT RO SD SE SI SK SL SZ TR TZ UG ZM ZW

Original Publication Data by Authority

Ar gent i na

Assignee name & address: Claims: ...the secondary path is coupled onto the primary path; anda controller electrically coupled to each of the optical switches, said cont rol I er being configured so that when each of the switching elements are in said second state and the first photodetector in each of the optical switches detects an optical signal, said controller returns the switching elements to said first state. 14/3, K/5 (Item 3 from file: 350) DIALOG(R) File 350: Derwent WPIX (c) 2008 The Thomson Corporation. All rts. reserv. 0012846700 - Drawing available WPI ACC NO: 2002-705204/200276 Related WPI Acc No: 2002-487999; 2002-517344 XRPX Acc No: N2002-555838 electronic circuit has programmable switch that connects test access ports of embedded core circuits and test access port controller for controlling test of core circuits based on internal test state of controller Patent Assignee: TEXAS INSTR INC (TEXI) Inventor: BHATTACHARYA D Patent Family (1 patents, 1 countries) Pat ent Application Number Kind Date Number Ki nd Date Updat e US 6425100 B1 20020723 US 199882992 P 19980424 200276 B US 1999298138 A 19990423 Priority Applications (no., kind, date): US 199882992 P 19980424; US 1999298138 A 19990423 Patent Details Kind Lan Pg Dwg Filing Notes 27 18 Related to Provisional US 199882992 Number US 6425100 EN B1 Original Publication Data by Authority Ar gent i na Assignee name & address: Ciaims: ... set of input and output lines of said first test access port; anda programmable switch coupled to said first test access port, said second circuit and said test access port controller, said programable switch selectively connecting said first test access port to said second test access port of one of said plurality of testable embedded core circuit for controlling... 14/3, K/6 (Item 4 from file: 350)
DIALCQ R) File 350: Derwent WPIX
(c) 2008 The Thomson Corporation. All rts. reserv. 0012638923 - Drawing available WPI ACC NO: 2002-487999/200252 Related WPI Acc No: 2002-517344; 2002-705204 XRPX Acc No: N2002-385619 Electronic circuit with hierarchical test access port architecture, has programmable switch that selectively connects to test access ports for controlling core circuit testing based test state Patent Assignee: TEXAS INSTRINC (TEXI) Inventor: BHATTACHARYA D Patent Family (1 patents. 1 countries) Pat ent Application Number Kind Date Number B1 20020423 US 199882992 Ki nd Dat e Ubdat e US 6378090 P 19980424 200252 B US 1999298018 A 19990423 Priority Applications (no., kind, date): US 199882992 P 19980424; US

1999298018 A 19990423

Patent Details Number Kind Lan Pg Dwg Filing Notes US 6378090 B1 EN 27 18 Related to Provisional US 199882992 Original Publication Data by Authority

#### Argentina

Assignee name & address: Claims:

in output and output lines of said second test access port, anda first programmable switch coupled to said second test access port, said third test access port of each of said at least one second testable embedded core circuit and said first test access port controller, said first programmable switch selectively connecting said second test access port to said third test access port of one of said at least one second testable embedded core circuit for controlling test of:

... of said first test access port controller; at least one third testable embedded core circuit each having a fourth test access port including said predetermined set of input and output lines adapted for controlling electronic test of ...

... of input and output lines of said first test access port; anda second programmeble switch coupled to said first test access port, said second test access port and said fourth test access port of each of said at least one third testable embedded core circuit and said first test access port controller, said second programmable switch selectively connecting said first test access port to said second test access port or to a selected one of said fourth test access port of one of said second least one said fourth second test access port or to a selected one of said fourth test access port of one of said second least one third test able embedded core...

```
14/3, K/7 (Item 5 from file: 350)
DIALOG(R) File 350: Derwent WPIX
```

(c) 2008 The Thomson Corporation. All rts. reserv.

0010463813 - Drawing available WPI ACC NC: 2001-063497/200108 XRPX Acc No: N2001-047810

Electrical power ring device for military vehicle has power ring bus divided into ring line segments coupled via power ring controllers at each energy supply or tap-off node energy supply or tap-off node Patent Assignee: MAK SYSTEM GM-BH (MAKS-N); RH-EIMAETALL LANDSYSTEME GM-BH

Patent Assignee: WAX SYSTEM GWBH (WAXS-N); HHEINWETALL LANDSYSTE (RHEM)

Inventor: HERNEKAMP C; JCEHNKE V
Patent Family (6 patents. 25 countries)

Application Dat e Number Ki nd Dat e Number Ki nd Updat e A 20000127 EP 1044851 A2 20001018 EP 2000101548 DE 19916452 200108 DE 19916452 A1 20001026 A 19990412 200108 DE 19916452 C2 20011025 DE 19916452 A 19990412 200164 US 6552443 B1 20030422 US 2000548335 20040915 EP 2000101548 20000412 200330 FP 1044851 B1 A 20000127 200460 G 20041021 DE 50007723 EP 2000101548 DE 50007723 20000127 200469 A 20000127

Priority Applications (no., kind, date): DE 19916452 A 19990412; EP 2000101548 A 20000127

# Patent Details

Number Kind Lan Pg Dwg Filing Notes EP 1044851 A2 DE 6 3

EP 1044851 A2 DE 6 3 Regional Designated States, Original: AL AT BE CH CY DE DK ES FI FR @ GR IE IT LI LT LU LV MC MK NL PT RO SE SI EP 1044851 B1 DE

Pegional Designated States, Original: DE FR G8 NL SE
DE 50007723 G DE Application EP 2000101548
Based on CP1 patent EP 1044851

Original Publication Data by Authority

# Ar gent i na

Assignee name & address:

Usains:
...right of one of the tap controllers can be disconnected or connected via
the controlled switches (3), and by means of which the electrical
appliance can be disconnected or connected as...
...1), so that the tap and the feed point on the ring line (9) are each
physically combined with the tap controller (1...

...en tant que consommateurs au cable annulaire (9) et en des points d'alimentation (10) sur le cable annulaire (9) pour l'alimentation (10) en energie electrique ainsi qu'une connexion...

...superpose servant a controller et a commander le cable annulaire (9), <br/> <br/>c|>caracterise en ce que<br/> $\langle b > 1$ e controlleur (1) est un controlleur de capitage qui presente un raccordement (5) et un nodule de commande (2) al nsi qu' un. . .

```
19/3, K/1
               (Item 1 from file: 350)
DIALCO(R) File 350: Derwent WPIX
(c) 2008 The Thomson Corporation. All rts. reserv.
0016192072 - Drawing available
WPI ACC NO: 2006-723713/200675
XRPX Acc No: N2006-568556
Joint test action group test access port controller nesting method,
involves selecting available bit from selectable bit register of host joint test action group test access port controller, where register has available bits
Patent Assignee: XILINX INC (XILI-N)
Patent Family (1 patents, 1 countries)
Pat ent
                                         Application
Number
                     Kind Date
                                         Number
                                                             Kind Date
                                                                                Updat e
US 7111217
                      B1 20060919 US 200286129
                                                               A 20020228 200675 B
Priority Applications (no., kind, date): US 200286129 A 20020228
Patent Details
```

Pg Dwg Filing Notes .. action group test access port controller nesting method, involves selecting available bit from selectable bit register of host joint test action group test access port controller, where register has available bits

Alerting Abstract ...NOVELTY · The method involves selecting an internal protocol (IP) core joint test action group test access port (JTAG TAP) controller to be coupled in series with a host JTAG TAP controller. An available bit is selected from a selectable bit register of the controller, where the bit register has available bits. An apparent length of an instruction register of the controller is extended by using the available bit from the selectable bit register. ... a method for ensuring an information register length for nested joint test action group test access port controllers for IP cores; a system for flexibly accessing nested JTAG TAP controllers for IP cores...

Original Publication Data by Authority

Kind Lan

B1 FN

Ar gent i na

Number US 7111217

```
Assignee name & address:
Original Abstracts:
A Hyllian Abstract sture for nesting joint test action group (JTAG) test access port (TAP) controllers for FPCA based embedded access port (TAP) controllers for FPCA based embedded system on-chip (SoC) is provided. Advantageously, a programmable approach permits bits in a selectable bit register (>302
b) to be selected based on the number of JTAG TAPs that will be utilized. The selected bits can be used to vary the apparent length of an instruction, register
(<b>302</b>). Importantly, the flexible architecture permits access to any combination of a plurality of JTAG TAP controllers in the FPGA-based embedded SoC without the need to rewire any I/O pins...
Claims: Basic Derwent Week: 200675
```

```
19/3, K/2 (Item 2 from file: 350)
DIALOG(R) File 350: Derwent WPIX
(c) 2008 The Thomson Corporation. All rts. reserv.
0015409967 - Drawing available WPI ACC NO: 2005-755891/200577
Fel at ed WPI Acc No. 2002-077143; 2002-084478; 2002-473296; 2004-764313; 2005-045939; 2006-065354; 2006-625648; 2006-645723; 2007-857021; 2008-D49252; 2008-D49420
XBPX Acc No: N2005-623609
Integrated circuit, has join test action group circuit with data registers that are designed to perform functions which are not performed by
```

pre-existing data registers, where circuit has test access port controller Patent Assignee: ALTERA CORP (ALTE:N) Inventor: DPAPER A M Patent Family (1 patents, 1 countries)

Application Pat ent

Kind Date Ki nd Number Number Dat e Updat e US 6961884 B1 20051101 US 2000211094 US 2001880749 P 20000612 200577 B A 20010612

Priority Applications (no., kind, date); US 2000211094 P 20000612; US 2001880749 A 20010612

Patent Details

Kind Lan Pg Dwg Filing Notes Number 21 IIC 6061004 R1 FN 16 Related to Provisional US 2000211094

Original Publication Data by Authority

#### Ar gent i na

Assignee name & address:

Claims

...wherein the first JTAG circuit comprises a first TAP controller coupled to a first instruction register and a first plurality of data registers to add a stressed the property of the stress the first plurality of data registers. > Basic Derwent Week: 200577

19/3, K/3 (Item 3 from file: 350)
DIALCQ R) File 350: Derwent WPIX
(c) 2008 The Thomson Corporation. All rts. reserv.

0015146448 - Drawing available WPI ACC NO: 2005-496022/200550 XRPX Acc No: N2005-404509

Driver integrated circuit for LED printhead, has circuitry with control register for enabling token bypass function so that circuitry bypasses received data from register in response to token received from token input Patent Assignee: CHARA S E (CHAR-I); REILLY D P (REIL-I); EASTMAN KODAK

CO (EAST Inventor: OHARA S E: REILLY D P

Patent Family (2 patents, 1 countries) Application Number Ki nd Dat e Number

Ki nd Dat e Undat e US 2003532288 US 20050140773 A1 20050630 P 20031223 200550 LIS 200412977 20041215 US 7236183 B2 20070626 US 200412977 A 20041215 200742 E

Priority Applications (no., kind, date): US 2003532288 P 20031223; US 200412977 A 20041215

Patent Details

Kind Lan Pg Dwg Filing Notes Number LS 20050140773 A1 EN 3 Related to Provisional US 2003532288

Alerting Abstract ... NOVELTY - The circuit has a circuitry (100) with a joint test action group control register (103) that enables a token bypass function so that the circuitry bypasse received data from the register in response to token received from a token input. The circuitry has a joint test action group tap controller (102) accessing the register. A data bus couples the data to the registers. A clock input is coupled to the register and a flip-flop.

Original Publication Data by Authority

ArgentinaBasic Derwent Week: 200550

```
19/3, K/4 (Item 4 from file: 350)
DIALOG(R) File 350: Derwent WPIX
(c) 2008 The Thomson Corporation. All rts. reserv.
0010545956 - Drawing available
WPI ACC NC: 2001-149172/ 200116
XRPX Acc No: N2001-109480
Integrated circuit comprises serial data input and output pins, on-chip functional circuitry and test logic, test access port controller and data
Patent Assignee: STM CROELECTRONICS LTD (SGSA)
Inventor: WARREN R
Patent Family (4 patents, 25 countries)
Pat ent
                                         Application
Number
                     Ki nd
                             Dat e
                                         Number
                                                            Ki nd
                                                                     Dat e
                                                                                Ubdat e
                                                              A 20000218 200116
FP 1041390
                      A1 20001004
                                        EP 2000301289
                      B1
                                       US 2000507829
EP 2000301289
DE 60019363
US 6526535
                           20030225
                                                                   20000222
                                                                                200323
EP 1041390
                      B1
                           20050413
                                                               A 20000218
                                                                                200525
DE 60019363
                      F
                           20050519
                                                               A 20000218
                                                                                200535
                                         FP 2000301289
                                                            A 20000218
Priority Applications (no., kind, date); GB 19997254 A 19990329; EP
  2000301289 A 20000218
Patent Details
Number
                   Kind Lan
                                 Pg Dwg Filing Notes
29 11
EP 1041390 A1 EN 29 11
Regional Designated States, Original: AL
IE IT LI LT LU LV MC MK NL PT RO SE SI
                                                 AL AT BE OH CY DE DK ES FI FR GB GR
EP 1041390
                      B1 EN
Regional Designated States, Original: DE FR GB IT
                                               Application EP 2000301289
Based on CPI patent EP 1041390
DE 60019363
                     E DE
Original Publication Data by Authority
Ar gent i na
Assignee name & address:
Original Abstracts:
Original Postracts.

Which is connectable to the input and output pins via the test access port controller in a second mode of operation, wherein the data adaptor comprises a first interface for communicating data in the form of
serial bits to and from said test access port controller under the
control of a first clock signal and a second.
Claims:
... connectable to the input and output pins via the test access port
controller in a second mode of operation, wherein the data adaptor comprises a first interface for communicating data in the form of serial
bits to and from said test access port controller under the control of a
first clock signal and a second interface for communicating data in the...
Basic Derwent Week: 200116
19/3, K/5 (Item 5 from file: 350)
DIALOG(R) File 350: Derwent WPIX
(c) 2008 The Thomson Corporation. All rts. reserv.
0009852493 - Drawing available
WPI ACC NO: 2000-146500/ 200013
XRPX Acc No: N2000-108451
Automatic extraction and compliance checking method of boundary scan
ci r cui t
Patent Assignee: SYNOPSYS INC (SYNO-N)
Inventor: BEAUSANG J; SINGH H
Patent Family (1 patents, 1 countries)
Pat ent
                                         Application
                             Dat e
Number
                     Ki nd
                                         Number
                                                            Ki nd
                                                                     Dat e
                                                                                Undat e
                          20000104 US 1997961389
                                                              A 19971030 200013 B
US 6012155
Priority Applications (no., kind, date): US 1997961389 A 19971030
```

```
Patent Details
               Kind Lan
                          Pg Dwg Filing Notes
Number
US 6012155
                     FN
Original Publication Data by Authority
Ar gent i na
```

Assignee name & address:

Laccess port (TAP) controller design within said netlist; traversing a plurality of states of said TAP controller to verify compliance with a set of known states; controlling said TAP controller to extract shift cells oes on nower states, common ing sate in rountfoller to extract shift cells of an instruction register; extracting and verifying a bypass register control bounded so an extracting and so an extracting a set of sate of sate

```
19/3, K/6 (Item 6 from file: 350)
DIALOG(R) File 350: Derwent WPIX
(c) 2008 The Thomson Corporation. All rts. reserv.
0009182745 - Drawing available WPI ACC NO: 1999-106615/ 199910
```

XRPX Acc No: N1999-077007 Interface to transfer serial test data from test access port in different clock domain - has circuits to derive synchronised pulse and hold signal s, to derive synchronised shift signal and to retime serial data according to these signals

Patent Assignee: LCGICVISION INC (LCGI-N) Inventor: COTE J; NADEAU-DOSTIE B Patent Family (3 patents, 2 countries)

Pat ent Application Kind Date Number Ki nd Dat e Number Undat e A 19980327 CA 2233493 Α... 19980928 CA 2233493 199910 US 5900753 Α 19990504 US 1997825446 Α 19970328 199925 CA 2233493 20000530 CA 2233493 A 19980327 200040

Priority Applications (no., kind, date): US 1997825446 A 19970328

Patent Details Number CA 2233493 CA 2233493

Ki nd Lan Pg Dwg Filing Notes 38 10 Α ĒΝ FN

Original Publication Data by Authority

# Ar gent i na

Assignee name & address:

Original Abstracts: An interface allowing to transfer serial test data from a Test Access
Port (TAP) to controllers located in several clock domains
is described. The clock frequencies can be different from each other and do not . .

.. to work reliably as long as the clock frequencies used for the test controllers and registers is 3 times higher than the one of the TAP used to source the serial. Claims: Basic Derwent Week: 199910

19/3, K/7 (Item 7 from file: 350) DIALOG(R) File 350: Derwent WPIX (c) 2008 The Thomson Corporation, All rts, reserv.

0008967387 - Drawing available WPI ACC NO: 1998-520538/ 199844

```
Related WPI Acc No: 1997-350518
XRPX Acc No: N1998-406554
Boundary scan master operating method for testing electronic circuits -
involves identifying time at which EXTEST instruction is loaded in instruction register of IC and TAP controller attains EXITI-DR state Patent Assignee: MOTOROLA INC (MOTI)
Inventor: C-PAMPLIN C R
Patent Family (1 patents,
                                      1 countries)
                                              Application
Number
                       Ki nd
                                 Dat e
                                              Number
                                                                     Ki nd
                                                                              Dat e
                                                                                           Undat e
                        A 19980915 US 1993158345
US 5809036
                                                                       A 19931129 199844 B
Priority Applications (no., kind, date); US 1993158345 A 19931129
Patent Details
                      Kind Lan
                                        Pg Dwg Filing Notes
Number
US 5809036
                         Α
                               FN
Original Publication Data by Authority
Ar gent i na
Assignee name & address:
Claims:
Usundary. So an testing of an integrated circuit (16) having an instruction register and a test access port (TAP) control er for operating in a plurality of states including a ENXIT-DR state; andwherein said determining step comprises a step of identifying when said EXTEST instruction is loaded in said instruction register of said EXTEST instruction is loaded in said instruction register of said EXTEST instruction has entered said EXTIT-DR
                                                                    of states, including an
state. Basic Derwent Week: 199844
19/3, K/8 (Item 8 from file: 350)
DIALOG(R) File 350: Derwent WPIX
(c) 2008 The Thomson Corporation. All rts. reserv.
0008866652 - Drawing available
WPI ACC NO: 1998-414259/ 199835
XRPX Acc No: N1998-322374
Fault isolation system for microprocessor-based integrated circuit - has
multiple shift registers globally controlled but individually driven by local clock phases during functional block under observation Patent Assignee: ROCK/REL INT CORP (ROCM) INVENTOR BORDEN C.E. MARTINEZ M.A; TAYLOR A.D.
Patent Family (4 patents, 20 countries)
Pat ent
                                               Anntication
                                              Number
                                                                                           Updat e
Number
                       Ki nd
                                  Dat e
                                                                     Ki nd
                                                                              Dat e
WO 1998032025
                              19980723
                                              WD 1998US819
                                                                       A 19980116
                                                                                         199835
                         A1
                                              US 1997785068
US 5790561
                         Α
                               19980804
                                                                            19970117
                                                                                           199838
FP 943100
                                              FP 1998903520
                         A1
                              19990922
                                                                       A 19980116
                                                                                          199943
                                              WD 1998US819
                                                                           19980116
JP 2000514194
                         w
                               20001024
                                              JP 1998534544
                                                                            19980116
                                                                                           200058 F
                                              WO 1998US819
                                                                       A 19980116
Priority Applications (no., kind, date): US 1997785068 A 19970117
Patent Details
                      Kind Lan
                                        Pg Dwg Filing Notes
26 9
Number
WO 1998032025
                        A1 EN
National Designated States, Original:
Regional Designated States, Original: AT BE CH DE DK ES FI FR CB CR IE IT LU MC NL PT SE
EP 943100
Based on CPI patent WD 1998US819
Based on CPI patent WD 1998032025
Regional Designated States, Original: AT BE CH DE DK ES FI FR G8 GR IE IT
LI LU MC NL PT SE
                                                      PCT Application WO 1998US819
JP 2000514194
                                                      PCT Application WO 1998US819
                                                      Based on CPI patent
                                                                                      WO 1998032025
```

Alerting Abstract ... in accordance with a control signal received from the global controller, and clocks the shift register in time coordination

with the local clock signal without direct connection to the external test

...a special user command via a test data input of a standard Joint Test Action Group (JTAG) tap controller (20), the global controller decoding the special user command...

Original Publication Data by Authority

ArgentinaBasic Derwent Week: 199835

19/3, K/9 (Item 9 from file: 350) DIALCOG FIJE 350: Derwent WPIX

(c) 2008 The Thomson Corporation. All rts. reserv.

0008669083 - Drawing available WPI ACC NC: 1998-207563/ 199818

XRPX Acc No: N1998-164798

Soil d'state voltage reguiator for on-load transformer tap changer - has controll er that senses regulator input and output voltages and generates gating signals to connect switch that results in greatest voltage compensation

Patent Assignee: ABB POWERT & DOO INC (ALLM) Inventor: BAPAT V N

Patent Family (3 patents, 76 countries)

Patent Application

Number Ki nd Dat e Number Ki nd Dat e Updat e 19980319 WO 1997US15028 A 19970826 19980402 AU 199740918 A 19970826 WO 1998011476 A1 19980319 199818 AU 199740918 Α 199833 LIS 5786684 19980728 US 1996710318 A 19960916 199837

Priority Applications (no., kind, date): US 1996710318 A 19960916

Patent Details Number Kind Lan Pg Dwg Filing Notes WD 1998011476 A1 EN 14 3

VID 1995011470 A1 EN 14 3
National Designated States, Original: AL AM AT AU AZ BA BB BG BR BY CA CH
ON OU CZ DE DK EE ES FI GB GE GH HU IL IS JP KE KG KP KR KZ LC LK LR LS
LT LU LV MD MG MK MN MW MK NO NZ PL PT PO RU SD SE SG SI SK SL TJ TM TR
TT UA UG UZ VN YU ZW

Regional Designated States, Criginal: AT BE CH DE DK EA ES FI FR GB GH GR IE IT KE LS LU MC MW NL CA PT SD SE SZ UG ZW AU 199740918 A EN Based on CPI patent WO 1998011476

Original Publication Data by Authority

# Ar gent i na

Assignee name & address:

Qriginal Abstracts:
...capability of being turned on in response to a gate signal. A second soild state switch is connected between the regulator output and a second tap. The second switch has the capability of being turned on and turned off in response to gating signals. The output voltage resulting from the second tap is greater than the first tap. A controller connected to the input, the output, the first switch and the second switch, senses the voltage present at the regulator input and output and generates gating signals in response to the sensed voltage. The voltage gregulator may include several switches similar in construction and operation to the first switch. In such a regulator, the second switch is connected to the tap which results in...

...capability of being turned on in response to a gate signal. A second sol id state switch (36) is connected between the regulator output (14) and a second tap (22). The second switch (36) has the capability of being turned on and turned off in response to gating signals. The output voltage resulting from the second tap (22) is greater than the first tap (20). A controller (16) connected to the input (12), the output (14), the first switch (34) and the second switch (36) senses the voltage present at the regulator input (12) and output (14) and generates gating signals in response to the sensed voltage. The voltage

regulator (10) may include several  $\mbox{switches}$  (38-46) similar in construction and operation to the first switch (34). In such a...

```
(Item 1 from file: 348)
15/3, K/1
DI ALOG( R) Fi I e 348: EUROPEAN PATENTS
(c) 2008 European Patent Office. All rts. reserv.
01779856
CONNECTING MULTIPLE TEST ACCESS PORT CONTROLLERS THROUGH A SINGLE TEST
       ACCESS PORT
VERBINDUNG MEHRERER
                                         TESTZUGRI FFSPORTSTEUERUNGSVORRI CHTUNGEN DURCH EIN
       EI NZELTESTZUGRI FFSPORT
SYSTÈME DE CONNEXION DE CONTROLEUR DE POINTS D'ACCES MULTIPLES D'ESSAI PAR
L'INTERMEDIAIRE D'UN SEUL POINT D'ACCES
PATENT ASSIGNEE
    Koninklijke Philips Electronics N.V., (200769), Groenewoudseweg 1, 5621
        BA Eindhoven, (NL), (Proprietor designated states: all)
I INVENTOR:
    STEINBUSCH, Cito,
                                   1109 McKay Drive, MrS-41SJ, San Jose, CA 95131, (US)
LEGAL REPRESENTATI VE:
EGNU (REPRESENTATIVE:
El evel d, Koop Jan (135781), Philips Intellectual Property & Standards,
P. O. Box 220, 5600 AE Eindhoven, (NL)
PATENT (CC, No, Kind, Date): EP 1579229 A1 050928 (Basic)
EP 1579229 B1 061122
                                                     WO 2004057357 040708
EP 2003780425 031215;
APPLICATION (CC, No, Date): EP 2003780425 031215; WD 20031 B5950 031215 PFI GPI TY (CC, No, Date): EP 2003780425 031215; WD 20031 B5950 031215 PFI GPI TY (CC, No, Date): US 435395 P 021220 DK: EE; ES; FI; FR; GB; GR; HL; IE; IT; LL; LL; MC, NL; PT; RO; SE; SI; SK; TR EXTENDED DS: GWATED STATES: AL; T.L; LV; MC INTERNATI GNAL PATENT CAASS (V7): G01R-031/3185 INTERNATI GNAL CAASSI FCATION (CR 4 ATTRIBUTES): IFC + Level Value Position Status Version Action Source Office: G01R-0031/3185 AI FB 20060101 20040715 HEP
NOTE:
   No A-document published by EPO
LANGUAGE (Publication, Procedural, Application): English; English; English FULLTEXT AVAILABILITY:
Available Text Language
                                                Updat e
                                                                  Word Count
           CLAIMS B (English)
CLAIMS B (German)
                                                200647
                                                                     567
                              (German)
                                                200647
                                                                     508
           CLAIMS B
                                                200647
                                                                     652
           SPEC B
                            (Ènglish)
                                                200647
                                                                   3937
Total word count - document A
Total word count - document B
                                                                         0
                                                                   5664
Total word count - documents A + B
                                                                   5664
... SPECIFICATION in a product design.
US patent application USS311602 discloses an integrated circuit (IC) having a plurality of TAP controllers. To provide access to individual TAP controllers via the external test data in (TDI) and...
```

- ...data out (TDO) pins, the IC further comprises a chip-level TAP linking module (TLM). Each TAP controller is extended with an extension bit that is monitored by the chip-level TLM As soon as a TAP controller is informed that access has to be transferred to another TAP controller its establists extension bit, thus signalling the chip-level TLM to expect the reception...
- ... single integrated circuit. Briefly, embodiments of the present invention provide circuits and methods for accessing multiple test access port (TAP) controllers on a single chip, which is important for compliance with the IEEE 1149.1

St andar d. . .

- ...port to an outside observer. By adding a single bit to a data register of each of a plurality of TAP controllers along with of each of a plurality of IAP controllers along with straightforward combinational glue logic, the plurality of TAP controllers can be accessed without the need for additional chip pins, and without the need for additional TAP controllers that are
  - arranged in a hierarchy or master-slave combination.

    Fig. 1 is a high-level schematic block diagram of a SoC that includes a pair of IP cores, each having associated TAP controller /JTAG

- circuitry, and the logic and external connections for switching between each of the pair ...
- ...without adding additional pins to the integrated circuit. Various embodiments of the present invention allow multiple TAP controllers on a single integrated circuit to be accessed in a controlled manner through a single TAP controller by including a bit in a data register of each of the TAP controllers, along with simple combinational logic. Addition of such user data registers is allowed in accordance...
- ...of the present invention allow a programmable switch from a default TAP controller to a second TAP controller. In this way the state of a SoC. as observed from outside the SoC. is...
- ...system). More complex embodiments allow for arrangements such as switching back and forth between individual TAP controllers; adalsy-chaining all the TAP controllers together. controllers; and dalsy-chaining all the IAP controllers together.
  An application of the present invention is to provide access to
  multiple TAP controllers on a single chip while complying with the
  standard set forth in the IEEE 11/49, 1 specification. In turn, each T. controller controls the test-logic (e.g., boundary scan testing) or the debug features of an ...
- ... of this illustrative embodiment of the present invention. The outputs of each of the one bit switch registers 212 are coupled to an XOR gate 214 to produce the mode signal 216...
- ...and corresponding mode pin, shown in Fig. 1.
  In accordance with the present invention, the two TAP controllers
  will appear to be one TAP controller to an off-chip observer, such as a TAP controllers

#### ...in the art.

- Fig. 6 illustrates a process flow in accordance with the present invention. Switch register bits in two or more TAP controllers are reset 602 to a known state...
- ...illustrative embodiment having three\_TAP controllers (referred to as TAP1, TAP2, and TAP3) is described. Each TAP controller has a 1-bit switch register that resets to zero. Instead of using a single XCR bi t to make the mode bit (as described above in connection with the example
- to make the mode bit (as described above in connection with the example having two TAP controllers), a mode bus is used.

  With respect to switching between TAPI, TAP2, and TAP3, assume a round-robin scheduling algorithm is implemented to provide access between all the TAP controllers. (It is noted that selecting one out of many TAPs is a different function than...
- ... as TAP1 to TAP4 in this example) is described. assume round-robin scheduling is implemented between all TAP controllers, controllers. In this illustrative option controllers. In this illustrative embodiment TAP1 is selected by default. When the switch register of the...
- ... The logic for the mode-bus is solely dependent on the value of the four switch register bits . S1. S2. S3 and S4. as shown in TABLE 4. It is noted that there
- ...driven by an individual selected TAP controller (using an n-to-1 multiplexer), or, if all TAP controllers are daisy-chained, the TDO is driven by the TDO signal from the...
- ... of a plurality of TAP controllers, along with straightforward combinational glue logic, the plurality of TAP controllers can be accessed without the need for additional chip pins, and without the need accessed without the need for additional chip pins, and without the need for additional TAP controllers. By adding a second bit to at least one of the TAP controllers, internal derivation of signals suitable for controlling desirable functionality of the plurality of TAP controllers can be achieved. Toggling the state of the added bits in the respective data registers of the plurality of TAP controllers provides the control information for either switching or daisy-chaining of the plurality of TAP controllers.

```
... CLAIMS B1
```

A method of coupling a plurality of test access port, TAP, controllers (102, 106) that each comprise a one-bit register...

...terminal (TDI) to an input terminal of the selected one of the plurality controllers (102, 106); and

e) coupling an output terminal (TDC) of the selected one of the plurality of TAP controllers (102, 106) to an external output terminal

characterized by producing the first signal (216) based...

- ...least in part, on the state of the first register bit in each of the plurality of TAP controllers (102,106).

  2. The method of Caim 1, wherein each TAP controller (102, 106)
  - comprises...
- ... Claim 2, further comprising toggling the first register bit in the selected one of the plurality of TAP controllers (102, 106); and repeating steps b) through e).

  4. The method of Claim 3, further...
- ...a test mode selection signal (104), and a test reset signal to each of the plurality of TAP controllers (102, 106).

  5. The method of Claim 3, wherein the plurality of TAP controllers
  - (102, 106) are disposed on a single integrated circuit.
  - 6. The method of Claim 5...
- ...integrated circuit, a clock signal.

  8. An integrated circuit, comprising:a plurality of functional blocks, each functional block having a test access port, TAP, controller (102, 106) coupled thereto; each TAP controller (102, 106) including a one-bit register (212) for storing a first

register bit, each...

...to produce a known output state in response to a reset signal, each first register bit further adapted to toggle in response to a register write operation; and

routing logic (214) adapted to selectively provide...

# 15/3, K/3 (Item 3 from file: 348) DIALOG(R) FILE 348: EUROPEAN PATENTS

(c) 2008 European Patent Office. All rts. reserv.

CAPTURING OF A REGISTER VALUE TO ANOTHER CLOCK DOWN IN ERFASSING EI NES FEŒI STERVERTES ZU EI NEM ANDEREN TAKTBEREICH CAPTURE D'UNE VALEUR DE REGISTRE DESTINEE A UN AUTRE DOMAINE D'HORLOGE PATENT ASSIGNEE:

Sun Microsystems, Inc., (2616592), 4150 Network Circle, Santa Clara, California 95054, (US), (Proprietor designated states: all) I NVENTOR:

SM TH, Brian, L., 1152B La Pochelle Terrace, Sunnyvale, CA 94089, (US) SCHULZ, Jurgen, M., 3439 Virgil Circle, Pleasanton, CA 94588, (US) LECAL REPRESENTATIVE:

Harris, Ian Richard (72231), D. Young & Co., 21 New Fetter Lane, London EC4A 1DA. (GB)

PATENT (CC, No, Kind, Date): EP 1277112 A2 030122 (Basic) EP 1277112 B1 030917

WD 2001082081 011101 EP 2001928878 010425; WD 2001US13397 010425 APPLICATION (CC. No. Date): EP 2001928878 010425; WD 2001US13397 01042 PRI CRITY (CC. No. Date): US 557987 000425 DESIGNATED STATES: AT; BE; OH; CY; DE; DK; ES; FI; FR; GB; GR; IE; IT; LI; LLI, MC; NJ; FT; SE; TR

LU: MC; NL; PT; SE; TR
EXTENDED DESI GNATED STATES: AL; LT; LV; MK; RO, SI
INTERNATI CNAL PATENT CLASS (V7): G06F-011/00

```
NOTE:
  No A-document published by EPO
LANGLAGE (Publication, Procedural, Application): English; English; FullTeXT AVAILABILITY:
Available Text Language
                                     Ubdat e
                                                  Word Count
        CLAIMS B
                    (English)
                                    200338
                                                   1051
                      (German)
(French)
        CLAIMS B
                                    200338
                                                   1137
        CLAINS B
                                    200338
                                                   1157
        SPEC B
                     (English)
                                    200338
                                                   4390
Total word count - document A
                                                      0
                                                   7735
Total word count - document B
Total word count - documents A + B
... SPECIFICATION address register 16, which may be at least enough bits to specify an address for each of the CSRs). More particularly, the JTAG TAP controller 12 may assert the Shift(underscore)AR signal to
   address register 16, which may then...
```

```
15/3, K/5
             (Item 5 from file: 348)
DI ALOG( R) FI Le 348: EUROPEAN PATENTS
(c) 2008 European Patent Office, All rts. reserv.
```

00777909

TEST APPARATUS/ METHOD FOR LEVEL SENSITIVE SCAN DESIGNS PRUFVERFAHREN UND VORRICHTUNG FUR PEGELEMPFINDLICHE ABFRAGEKONSTRUKTIONEN EQUI PEMENT ET PROCEDE DE CONTROLE POUR LES DISPOSITIFS DE SCANNAGE SENSIBLES AUX NI VEAUX

I NVENTOR: WEST, Jeffrey, D., 1948 Declaration Drive, Eau Claire, W 54703, (US) LEGAL REPRESENTATIVE:

Lesers or d. Keir In Ennis Lewis et al (28273), BERESFORD & Co. High Holborn 2.5 Warwick Court, London VCHR 5DJ. (62) PATENT (CC, No, Kind, Date): EP 792486 A1 970903 (Basic) EP 792486 B1 9000412

WO 9615495 960523 EP 95923926 950616; WO 95US7672 950616 APPLICATION (OC, No, Date): PRI CRI TY (CC. No., Dat e): US 340238 941116 DESI GNATED STATES: DE; FR; QB

INTERNATIONAL PATENT CLASS (V7): Q06F-011/267; Q01P-031/28

Updat e

NOTE: No A-document published by EPO LANGUAGE (Publication, Procedural, Application): English; English; FULLTEXT AVAILABILITY:

Word Count

OLAIMS B (English) OLAIMS B (German) 200015 559 200015 424 CLAIMS B (French) 200015 726 SPEC B (Ènglish) 200015 5032 Total word count - document A Total word count - document B 0 6741 Total word count - documents A + B 6741

Available Text Language

- ... SPECIFICATION state transitions, but do cause other actions within the boundary scan test logic. There are two paths through the TAP controller state machine. The first path controls the loading of the instruction register. This path is...
- ...load a chosen data register with data input at the test data input TDI.

  These tap controller states are suffixed with "-DR" Each of these paths serve the same purpose, but for different registers. This TAF controller state machine, including utilization of TRST, operates in TAP accordance with the IEEE/ANSI standard for ...

```
15/3, K/7 (Item 7 from file: 348)
DIALOG(R) File 348: EUROPEAN PATENTS
(c) 2008 European Patent Office. All rts. reserv.
```

```
01565874
Selective tap initialization in a multicarrier equaliser
Selektive Tapfwertinitialisierung in einem Mehrtragerentzerrer
Initialisation selective de prise dans un egaliseur multiporteuse
PATENT ASSIGNEE
   Thomson Licensing, (7064730), 46, quai Alphonse Le Callo, 92100
     Boulogne-Billancourt, (FR), (Applicant designated States: all)
I NVENTOR:
  Belotserkovsky, Maxim B., Thomson multimedia, 46, Quai Alphonse Le Gallo,
     92648 Boulogne Billancourt Cedex, (FR)
Litwin, Louis Pobert, Jr., Thomson multimedia, 46, Quai Alphonse Le Gallo, 92648 Boulogne Billiancourt Cedex, (FR)
LECAL REPRESENTATIVE:
  Kohrs, Martin (88662), Thomson multimedia 46, quai A. Le Gallo, 92100
     Boul ogne-Bill ancourt, (FR)
                                       EP 1303092 A2 030416 (Basic)
EP 1303092 A3 060712
PATENT (OC. No. Kind, Date):
                                       EP 2002019906 020904;
APPLICATION (CC, No, Date):
APPLICATION (CC, No, Late): EP ZUUZUIPSUB UZUBUU;
PPI CRI TY (CC, No, Late): US 9556515 1010919
DESI GNATED STATES: AT; BE; BG; CH; CY; CZ; DE; DK; EE; ES; FI; FR; CB; GR;
IE; IT; L; LU, MC, N;, PT; SE; SK; TR
EXTENDED DESI GNATED STATES: AL; LT; LV; MK; RQ; SI
INTERNATI CNAL, PATENT (LASS) (V7): HO4L-0256 (N)
INTERNATI CNAL, DALASSI FI CATI CN (V8 + ATTRI BUTES):

**TOT: Laval Value Periting Status Varision Action Source Office;
IPC + Level Value Position Status Version Action Source Office:
H04L-0025/03 A I F B 20060101 20030118 H FP
ABSTRACT WORD COUNT: 156
  Figure number on first page: 3
LANGUAGE (Publication, Procedural, Application): English; English; FULLTEXT AVAILABILITY:
Available Text Language
                                    Ubdat e
                                                 Word Count
        CLAIMS A
                   (English)
                                   200316
                                                   851
        SPEC A
                     (English)
                                 200316
                                                  4273
Total word count - document A
                                                  5125
Total word count - document B
Total word count - documents A + B
                                                  5125
... SPECIFICATION for selective re-initialization mode 600. For example,
  when the predetermined time limit is 2 seconds, then tap
initialization controller 108 responds to a time of 1.9 seconds between
  the end of one transmission..
...the next in a like manner as its response to a time of 0.1 seconds (in
    both cases, tap initialization controller 108 causes CFDM receiver
  20 to operate according to selective re-initialization mode 600).
     Thus...
15/3, K/8 (Item 8 from file: 348)
DIALOG(R) FILE 348: EUROPEAN PATENTS
(c) 2008 European Patent Office. All rts. reserv.
00918245
A method and apparatus for scan testing of electrical circuits
Verfahren und
                    Vorrichtung zur Boundary-scan Prufung von elektrischen
     Schal tungen
Procede et appareil de test de boundary-scan pour circuits electriques
PATENT ASSIGNEE
   TEXAS INSTRUMENTS INC., (279076), 13500 North Central Expressway, Dallas,
Texas 75243, (US), (Proprietor designated states: all)
I INVENTOR:
  What sal
              Lee D.
                        512 Bullingham Lane, Allen, Texas 75002, (US)
LEGAL REPRESENTATI VE:
  Mel drum David James (127431), D Young & Co 120 Holborn, London EC1N 2DY
        (GB)
PATENT (CC. No., Kind, Date):
                                       EP 837336 A2 980422 (Basic)
                                        EP 837336 A3
                                                           990512
                                       EP 837336 B1
                                                           051214
APPLICATION (CC, No, Date): EP 97308297 PRICRITY (CC, No, Date): US 28821 P 961018 DESIGNATED STATES: DE; FR; GB; IT; NL
                                       EP 97308297 971020;
```

```
INTERNATIONAL PATENT CLASS (V7): Q01R-031/3185
ABSTRACT WORD COUNT: 14002
NOTE:
   Figure number on first page: 7
LANGUAGE (Publication, Procedural, Application): English; English; English FULLTEXT AVAILABILITY:
Available Text Language
                                      Updat e
                                                   Word Count
        CLAIMS B
                    (English)
                                     200550
                                                       95
        CIAIMS B
                       (German)
                                                        82
                                     200550
        CLAIMS B
                        (French)
                                     200550
        SPEC B
                      (English)
                                     200550
                                                    13440
Total word count - document A
                                                         0
Total word count - document B
                                                    13734
Total word count - documents A + B
                                                   13734
... SPECIFICATION operation would then immediately follow the update
   operation. A similar situation arises if the conventional IEEE 1149.1
  TAP controller is used to control the warping scan path. The TAP controller outputs control for capture-shift -update sequences. Thus
  the TAP controller will also insert an update operation after ea
shift operation in Examples 1-7. Again, the update operation will not
   affect the operation...
15/3, K/9 (Item 9 from file: 348)
DIALOG(R) File 348: EUROPEAN PATENTS
(c) 2008 European Patent Office. All rts. reserv.
00656203
                                    for
Met hod
           and
                    appar at us
                                             interference cancellation and adaptive
Method and apparatus for interference cancertation and ապարութ equalisation in diversity reception

Verfahren und Vorrichtung zur Interferenzunterdruckung und adaptiven
Entzerrung bei Diversityempfamp.

Procede et dispositif pour suppression d'interference et d'egalisation adaptative en reception de signaux en diversite
PATENT ASSI GNEE:
   NEC CORPORATION, (236690), 7-1, Shi ba 5-chome, Minato-ku, Tokyo, (JP),
(Proprietor designated states: all)
   Tsujimoto, Ichiro, c/o NEC Corporation, 7-1 Shiba 5-chome, Minato-ku,
Tokyo, (JP)
LEGAL REPRESENTATI VE:
   Garratt, Peter Douglas (43121), Mathys & Squire 100 Grays Inn Road,
London WC1X 8AL, (GB)
PATENT (CC, No, Kind, Date):
                                          EP 631399 A1
EP 631399 B1
                                                              941228 (Basic)
                                                              020313
APPLICATI ON (CC, No, Date): EP 94304600 940
PRI ORI TY (CC, No, Date): JP 93155439 930625
DESI GNATED STATES: FF, GB; IT
I NTERNATI ONAL PATENT CLASS (V7): H04B-007/005
ABSTRACT WORD COUNT: 153
                                          EP 94304600 940624;
   Figure number on first page: 2
LANGUAGE (Publication, Procedural, Application): English; English; English FULLTEXT AVAILABILITY:
Available Text Language
                                                    Word Count
                                      Updat e
        CLAIMS A
                                     EPABF2
                      (English)
                                                     1182
        CLAIMS B
                                      200211
                                                      896
        CLAIMS B
                       (German)
                                     200211
                                                      802
        CLAIMS B
                        (French)
                                      200211
                                                     1012
        SPEC A
SPEC B
                                      EPABF2
                      (Ènalish)
                                                     6000
                                                     5996
                      (English)
                                     200211
Total word count - document A
                                                     7183
Total word count - document B
                                                     8706
Total word count - documents A + B
                                                 15889
... SPECIFICATION 1). In response to the first error signal (epsilon)(sub
  1), the first and the second tap gain controllers 103 and 104 adjust each tap factor of the first and the second transversal filtered
```

signals S( sub(f1)) and...

```
... SPECIFICATION epsilon(1)). In response to the first error signal
   (epsilon)1))' the first and the second tap gain controllers 103 and 104 adjust each tap factor of the first and the second transversal
   filtered signals Sf 1)) and Sf 2)). The...
15/3, K/10 (Item 10 from f
DIALOG(R) File 349; PCT FULLTEXT
                       (Item 10 from file: 349)
(c) 2008 W PO Thomson. All rts, reserv.
01084075 "Image available"
H ERARCH CAL TEST METHOOOLOGY FOR MULTI-CORE OH PS
METHOOOLOG E DE TEST H ERARCH QUE POUR PUCES A NOYAUX MULTI PLES
Patent Applicant/Assignee:
SUN M CROSTEMS INC. 4150 Network Circle, Santa Clara, CA 95054, US, US
(Residence), US (Nationality)
Inventor(s
   PENDURKAR Raiesh Y. 555 East Washington Avenue, Apt. 805, Sunnyvale, CA
      94086, US.
Legal Pepresent at ive:
    PENILLA Albert S (agent), Martine & Penilla, LLP, 710 Lakeway Drive,
Suite 170, Sunnyvale, CA 94085, US,
Pat ent and Priority Information (Country, Number, Date):
Pat ent: W0 200405949 A1 20040115 (W0 0405949)
Application: W0 2003US21101 20030702 (PCT/W0 US2003021101)
Priority Application: US 2002189870 20020703
Designated States:
(Protection type is "patent" unless otherwise stated - for applications
prior to 2004
   AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH ON OO CR CU CZ DE DK DM DZ
   EC EE ES FIT GES GO GE GH GAM HAP HUITD IT. IN IS JP KE KG KP KR KZ LC LK LR
LS LT LU LV MAD MS MK MN MW MK MZ NO NZ GM PH PL PT RO PU SC SD SE SG
SK SL TJ TM NT NT RT TZ LUA UG LZ VC UN VU ZA ZM ZW.
   (EP) AT BE BG CH CY CZ DE DK EE ES FI FR CB CR HU IE IT LU MC NL PT RO SE
       SK TR
(CA) BF BU CF CG CI CM GA GN GO GW ML MR NE SN TD TG
(AP) GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW
(EA) AM AZ BY KG KZ MD RU TJ TM
Publication Language: English
Filing Language: English
Fulltext Word Count: 6311
Fulltext Availability:
   Detailed Description
Detailed Description
... for simplicity). For one embodiment, TMS and TCK are provided to TAP controller 502 of each core 500 simultaneously so that all core TAP
   controllers 502 are in the same state. For another embodiment, TMS an TCK are provided to each core TAP controller 502 by chip MBC 304,
   which in turn may independently transition the states of various core TAP controllers 502, for example, when scheduling sequential BIST
   operations for selected cores 500.
   Core MBC 504...
 15/ 3. K/ 11
                       (Item 11 from file: 349)
DIALOG(R) File 349: PCT FULLTEXT
(c) 2008 W PO Thomson. All rts. reserv.
```

00954679 ''Image avail able'' METHOD AND CIRCUIT FOR TESTING HIGH FREQUENCY MIXED SIGNAL CIRCUITS WITH LOW FREQUENCY SIGNALS PROCEDE ET CIRCUIT PERMETTANT DE TESTER DES CIRCUITS DE SIGNALISATION HAUTE FREQUENCE MIXTES A L'AIDE DE SIGNAUX BASSE FREQUENCE

Patent Applicant/Assignee: LCG CVIS (ON INC. 101 Metro Drive, Third Floor, San Jose, CA 95110, US, US (Residence), US (Nationality), (For all designated states except: US) Patent Applicant/Inventor:

SUNTER Stephen K, 118 Arbeatha Street, Ottawa, Ontario K2H 6J2, CA, CA (Residence), CA (Nationality), (Designated only for: US)

```
Legal Representative:
    PHCULX Eugene E (agent), LogicVision (Canada), Inc., 1525 Carling Avenue,
Suite 404, Citawa, Chtario K1Z 8F19, CA,
Patent and Priority Information (Country, Number, Date):
Patent: WO 200288759 A1 20021107 (WO 0288759)
Application: WO 2002US12273 20020419 (PCT7 WO US0212273)
Priority Application: US 2001842700 20010427
Designated States:
(Protection type is "patent" unless otherwise stated - for applications
prior to 2004)
   AE AC AL AW AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ
EC EE ES FI GB GD GE FH GN HR HU DIL IN IS DY KE KG KF KR KZ LC IK K
BL SL TL LU LV MA MD MG MK MN MW MK MZ NO NZ CM PH PL PT FO RU SD SE SG SI
SK SL TJ TM TN TR TT TZ AU AU GL BU ZV NY YU ZA ZW ZW ZW
     SEP, AT BE CHICY DE DIX ES FIFTE OB GENELIT LUNC NU PT SE TR
CA) BF BJ CF CG CO CM GA GEN CO GAVMU, MENE SN TD TG
AP) GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW
EA) AM AZ BY KG KZ MD BU TJ TM
Publication Language: English
Filing Language: English
Fulltext Word Count: 10730
Patent and Priority Information (Country, Number, Date):
   Pat ent :
                                          ... 20021107
Fulltext Availability:
   Detailed Description
Publication Year: 2002
Detailed Description
... by the TAP and the logic values in update latches 286 and 288,
   respectively. The switches are enabled by loading a switch enabling
   bit, logic 1, into their associated update latches.
- 20 0082 FIG 8A illustrates a circuit 300 that combines a sampling
   clock 302 with the TAP controller output signal, ModeZ common to all
the ABIVIs, one or more of which operate like an ABIVI constructed
   according to the ...
 15/3. K/12
                           (Item 12 from file: 349)
DI ALCG(R) File 349: PCT FULLTEXT
(c) 2008 W PO Thomson, All rts. reserv.
00918286 "Image available"
METHOD FOR SOAN CONTROLLED SECUENTIAL SAMPLING OF ANALOG SIGNALS AND OR ROUT FOR USE THEFEW TH
PROCEDE DI ECHANITILLONNOE SECUENTIEL COMMANDE PAR BALAYAGE DE SIGNALK
ANALOG DUES ET CI ROUT A CET EFFET
Patent Applicant/Assignee:
LCG CV/SICN/INC, 101 Metro Drive, Third Floor, San Jose, CA 95110, US, US
(Residence), US (Nationality), (For all designated states except: US)
Pat ent Applicant/Inventor
   SUNTER Stephen K, 118 Arbeatha Street, Citawa, Ontario K2H 6J2, CA, CA
(Residence), CA (Nationality), (Designated only for: US)
Legal Pepresentative:
PROLIX Eugene E (agent), LogicVision (Canada), Inc., 1525 Carling Avenue,
Suite 404, Qtawa, Ontario KiZ BR9, CA
Patent and Priority Information (Country, Number, Date):
Patent:
WO 200252289 A1 20020704 (WO 0252289)
Application:
WO 2001CA1683 20011129 (PCT/WO CA0101683)
Priority Application: CA 2329597 20001222
Designated States:
(Protection type is "patent" unless otherwise stated - for applications
prior to 2004)
   AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH ON OO CR CU CZ DE DK DM DZ
EC EE ES FI GB GD GE GH GM HR HU D IL IN IS JP KE KR KP KR KZ LC LK LS L
LS LT LU LV MA MD MG MK MN MW MK MZ NO NZ PH PL PT RO RU SD SE SG SI SK
   SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW
   CEP) AT BE CH CY DE DK ES PI FR 6B CR IE IT LU MC NL PT SE TR
(CA) BF BJ CF C3 CI CM CA GN CQ CAM ML MR NE SN TD TG
(AP) CH CM KE LS MW MZ SD SL SZ TZ UG ZM ZW
(EA) AM AZ BY KG KZ MD RU TJ TM
```

```
Publication Language: English
Filing Language: English
Fulltext Word Count: 7462
Patent and Priority Information (Country, Number, Date):
    Pat ent :
                                         ... 20020704
Fulltext Availability:
    Detailed Description
    Claims
Publication Year: 2002
... the signal nodes;
    generating a second update signal for each boundary module that controls
    analog switches; and
   applying a programmable register bit for controlling whether, during an UpdateDR state of said TAP controller, the first and second...
. . . 1149. 4
   compatible mixed-signal circuit having analog busses for accessing said
   signal nodes, a test access port confroller, an analog boundary module associated with each said circuit node, each module having shift register elements, associated update latches, a pair of...
  15/3, K/13
                           (Item 13 from file: 349)
DIALOG(R) File 349: PCT FULLTEXT
(c) 2008 W PO Thomson. All rts. reserv.
00908922 "Image available" MULTIPLE DEVICE SCAN CHAIN EMULATION DEBUGGING EMULTIPLE DEVICE SCAN CHAIN EMULATION DEBUGGING EMULTIPLES DANS UNE CHAINE DE REGISTRE AVEC DE MULTIPLES
        DI SPOSI TI FS
Patent Applicant/Assignee:
WND FIVER SYSTEMS INC. 500 Wind River Way, Alameda, CA 94501, US, US
(Residence), US (Nationality)
Inventor(s):
    OBRIEN James J, 4 Town Way, Hull, MA 02045, US,
Legal Representative:
Legal Hepresentative:
SAMPSON Hichard L (agent), Sampson & Associates, P.C., 50 Congress Street, Boston, MA 02109, US,
Patent and Priority information (Country, Number, Date);
Patent: WO 200242949 A1 20020530 (WO 0242949)
Application: WO 2001US48003 20011115 (PCT/WO US0148003)
Priority Application: US 2000252316 20001121; US 2001921250 20010802
Designated States:
(Protection type is "patent" unless otherwise stated - for applications
(Protection type is "patent" unless otherwise stated - for apprications prior to 2004)

AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA OH CN CO CR CU CZ DE DK DM DZ EC EE ES FI CB GD GE GH GM FH HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LY MA DD MS MK MN MW MK MZ NO NZ PL PT RO FU SD SE SG SI SK SL TH THE TZ UA DE LS FI TA AG W.

(ET) AT FI TZ UA DE LS FI TA AG W.

(ET) AT FI TZ UA DE LS FI TA AG W.

(ET) AT BE COM KE LS MW MZ SD SL SZ TZ UG ZM ZW.

(AP) GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW.

(EA) AM AZ BY KG KZ MO PU TJ TIM
Publication Language: English
Filing Language: English
Fulltext Word Count: 7583
Patent and Priority Information (Country, Number, Date):
                                         ... 20020530
    Pat ent:
Fulltext Availability:
    Detailed Description
Publication Year: 2002
Detailed Description
       manner, i.e., by sending a predetermined signal to TMS line 1 00 to
ause each TAP controller 8 6 to
   cause each
    issue control-signal values that place the devices into the data phase.)
   The emulator 1 1 0 may then generate conventional emulation/debugging
```

```
commands, which are modified as described hereinabove to compensate for the bits added by the bypassed 1 0 devices 30', etc. as the bit stream
  passes between...
 15/3, K/14
                   (Item 14 from file: 349)
DIALOG(R) File 349: PCT FULLTEXT
(c) 2008 W PO Thomson. All rts. reserv.
00340738 "I mage avai | abl e" CONTROLLI NG ELECTRI CAL SUPERCRI D TRANSFORMER
     VOLTAGE
CONTROLLEUR ET PROCEDE DE REGULATION DE LA TENSION DES TRANSFORMATEURS DE RESEAUX HAUTE TENSION
Pat ent Applicant / Assignee:
  de SA Douglas,
  MAALCUF Salim I brahim
Inventor(s):
de SA Douglas.
  MAALOUF Salim I brahim
MAALCUF Salim I Dranim
Patent and Priority Information (Country, Number, Date):
Patent: W0 9623250 A1 19980601
Application: W0 9626162 19960125 (PCT/WO GB9600162)
Priority Application: QB 951432 19950125
Designated States:
(Protection type is "patent" unless otherwise stated - for applications
prior to 2004)
  US AT BE OH DE DK ES FR GB GR IE IT LU MC NL PT SE
Publication Language: English
Fulltext Word Count: 8341
Patent and Priority Information (Country, Number, Date):
                               ... 19960801
  Pat ent :
Fulltext Availability:
  Detailed Description
  Claims
Publication Year: 1996
Detailed Description
     changing transformers whose outputs are connected to
  a respective common busbar, the controller comprises.
  a plurality of transformer tap position controllers
each of which is associated with a respective transformer
of the group of transformers and is...
Claim
     changing transformers whose outputs are
  connected to a respective common busbar, the controller
  comprising:
  a plurality of transformer tap position controllers
each of which is associated with a respective transformer
  of the group of transformers and is...
```

```
21/3, K/1
                      (Item 1 from file: 348)
DI ALOG( R) Fi I e 348: EUROPEAN PATENTS
(c) 2008 European Patent Office. All rts. reserv.
01553071
WETHOD AND APPARATUS FOR OPTIMIZED PARALLEL TESTING AND ACCESS OF LECTIFOR OF IROU IS VERFAHERY UND VORTICHTUNG ZUR OPTIMIERTEN PARALLELEN PRUFUNG UND ZUM ZURGH FF AUF ELECTRON SOFE SCHALTUNG PROCEDE ET AUF ELECTRON SOFE SCHALTUNG PROCEDE ET AUF PARALLEL ESTINES A L'ADOCES ET AU TEST OPTIMISES, EN PARALLELE,
DE CIRCUITS ELECTRONIQUES
PATENT ASSIGNEE:
    Intellitech Corporation, (3886540), 70 Main Street, Durham NH 03824,
(US), (Proprietor designated states: all)
   RICCHETTI, Michael, 54 Cathedral Circle, Nashua, NH 03063, (US) CLARK, Christopher, J., 22B Cedar Point Road, Durham NH 03824, (US)
LEGAL REPRESENTATI VE:
Lichtwenet, Jean Bruno et al (39781), Cabinet Beau de Lomenie 158, rue de l'Universite, 75340 Paris Cede 70, FFR)
PATENT (CC, No, Kind, Date): EP 1402278 Ai 040331 (Basic)
EP 1402278 Bi 070815
                                                       WD 2003005050
                                                                                 030116
APPLICATION (CC. No. Date): EP 2003/005/05/0 030116

APPLICATION (CC. No. Date): EP 2002/742331 020627; WD 2002US20505 02062

PRICHITY (CC. No. Date): US 303052 P 010705; US 119060 020409

EDS GWATED STATES: AT. BE: OH. OY. DE: DK: ES; FI; FR: GB: GR; IE; IT; LI;

LU MC. NL: FT; SE: TR

EXTENDED ESI GWATED STATES: AL: LT; LV: MK: PRO. SI

INTERNATI OWL: PATENI CLASS (V7): Q01R-031/2259.

INTERNATI OWL: CASSI FO. CATION (V8. + ATTH BUTES):
                                                                                                 WD 2002US20505 020627
| PC + Level Value Position Status Version Action Source Office:
G01F-0031/28 A | F B 20060101 20030121 H EP
G01F-0031/3185 A | L B 20060101 20050331 H EP
NOTE:
    No A-document published by EPO
LANGUAGE (Publication, Procedural, Application): English; English; English FULLTEXT AVAILABILITY:
Available Text Language
CLAIMS B (English)
CLAIMS B (German)
                                                 Updat e
200733
                                                                    Word Count
1970
                                                 200733
                                                                      1939
           CLAIMS B
                                (French)
                                                  200733
                                                                      2400
                             (English)
           SPEC B
                                                 200733
Total word count - document A
Total word count - document B
                                                                    23534
Total word count - documents A + B
                                                                    23534
... SPECIFICATION a stable state, or to communicate with the UUT via the ATL
   602 while the two TAP Controllers operate in lock step.
The TMS(underscore) CCNTRCL instruction selects the
   TMS (underscore) Control register, which is then loaded with a TMS control code from the test control ler 502. Depending on the TMS control
   code that was loaded into the TMS(underscore) Control register, the TMS(underscore) UUT output of the ATL 602 is controlled in one of four...
21/3, K/3 (Item 3 from file: 348)
DIALOG(R) File 348: EUROPEAN PATENTS
(c) 2008 European Patent Office. All rts. reserv.
01446300
A TEST ACCESS PORT (TAP) CONTROLLER SYSTEM AND METHOD TO DEBUG INTERNAL INTERMEDIATE SCAN TEST FAULTS
```

SYSTEME ET PROCEDE DESTINES A UNE UNITE DE COMMUNDE D'UN PORT D'ACCES POUR ESSAI (TAP) AUX FINS DE DEBOGAGE D'ERPEURS D'ESSAI DE BALAYAGE INTERNEDIA IRES INTERNES PATENT ASSIGNEE:
PATENT ASSIGNEE:
(Non'Inklijke Philips Electronics N.V., (200769), Groenewoudseweg 1, 5621

TESTZUCRI FFS- PORTSTEUERUNGSVORRI CHTUNG (TAP) UND VERFAHREN ZUR BESEI TI GUNG

I NTERNER I NTERMEDI ARER ABTASTPRUFFEHLER

```
BA Eindhoven, (NL), (Proprietor designated states: all)
I NVENTOR:
   JARAM LLO, Kenneth, Prof. Holstlaan 6, NL-5656 AA Eindhoven, (NL)
   VAJJHALA.
                Varaprasda, Prof. Holstlaan 6, NL-5656 AA Eindhoven, (NL)
LEGAL REPRESENTATI VE:
Dijvestijn, Adrianus Johannes et al (87281), Philips Intellectual Property & Standards P.O. Box 220, 5800 AE Eindhoven, (NL) PATENT (CC, No, Kind, Date): EP 1236053 A2 020904 (Basic)
                                          EP 1236053 A2 020904 (Basic)
EP 1236053 B1 050420
                                           WD 2002029568 020411
APPLICATION (OC, No, Date):
                                           EP 2001969807 011002; WO 2001EP11401 011002
RPPL CAT CA (CC, No, Date): EP 200199907 011002; WD 2001EP11401 01100
PPL CAT TY (CC, No, Date): US 678412 001002
DESI GNATED STATES: AT; BE; Ott, CY; DE; DK; ES; FI; FR; GB; GR; IE; IT; LI;
LL; MC; NL; PT; SE; TR
INTERNATI COMAL PATENT CLASS (V7): G01R-031/3185
NOTE:
  No A-document published by EPO
LANGUACE (Publication, Procedural, Application): English; English; Full FULLTEXT AVAILABILITY:
Available Text Language
                                       Updat e
                                                     Word Count
         CLAIMS B
                     (English)
                                       200516
                                                       1111
        CLAIMS B
                        (German)
                                       200516
                                                       1003
                         (French)
                                       200516
                                                       1347
         SPEC B
                       (English)
                                       200516
                                                       5357
Total word count - document A
                                                           0
Total word count - document B
                                                       8818
Total word count - documents A + B
                                                       8818
... SPECIFICATION test signals or it is utilized to forward boundary scan test signals. Internal scan observe register 111 is an additional
  TAP controller data register that provides internal scan test directions to the output control circuit 112 when the TAP...
21/3, K/5 (Item 5 from file: 348)
DIALOG(R) FILE 348: EUROPEAN PATENTS
(c) 2008 European Patent Office, All rts, reserv.
01566426
Dual mode ASIC BIST Controller
ASIC BIST Kontroller mit zwei Moden
Control eur avec deux modes pour un BIST dans un ASIC
PATENT ASSIGNEE
  Sun Microsystems, Inc., (2616592), 4150 Network Circle, Santa Clara, California 95054, (US), (Applicant designated States; all)
I NVENTOR:
   Dorsey, Michael C., 9450-B Mira Mesa Blvd. 350, San Diego, California,
(US)
LEGAL REPRESENTATI VE:
   Harris, Ian Richard et al (72231), D. Young & Co., 21 New Fetter Lane,
London EC4A 1DA, (GB)
PATENT (CC, No, Kind, Date):
                                           EP 1302777 A2 030416 (Basic)
EP 1302777 A3 040616
                                           EP 2002257073 021011;
APPLICATION (CC, No, Date)
APPLICATION (CC, No, Date): EP 200225/073-021011;
PRI CRITY (CC, No, Date): US 978554 011012
DESI GNATED STATES: DE: FR. G8
EXTENDED DESI GNATED STATES: AL: LT: LV: MK; RQ, SI
INTERNATIONAL PATENT CLASS (V7): G01R-031/3185; G01R-031/3187
ABSTRACT WORD COUNT: 141
   Figure number on first page: 1
LANGUAGE (Publication, Procedural, Application): English; English; English FULLTEXT AVAILABILITY:
Available Text Language
                                       Ubdat e
                                                     Word Count
         CLAIMS A (English)
                                                       1386
                                       200316
        SPEC A
                       (English)
                                      200316
                                                       5827
Total word count - document A
                                                       7213
Total word count - document B
                                                           0
Total word count - documents A + B
                                                       7213
... SPECIFICATION signature 140 are the contents of memory elements of the
```

```
BIST controller 100, such as registers, as is discussed further below. The controller 100 comprises a portion of an integrated circuit...
... ASIC") 150. The ASIC 150 includes a testing interface 180, preferably a
  Joint Test Action Group ("JTAG") tap controller, through which the BIST of the dual mode BIST controller 100 can be invoked and...
21/3, K/6 (Item 6 from file: 348)
DIALCG(R) File 348: EUROPEAN PATENTS
(c) 2008 European Patent Office. All rts, reserv.
Apparatus for a power ring
Vorrichtung für einen Powerring
Dispositif pour un anneau de puissance
PATENT ASSI GNEE:
Kiel, (DE), (Proprietor designated states: all\
| NVENTOR:
   Rheinmetall Landsysteme OmbH. (1317342), Falckensteiner Strasse 2, 24159
  Johnke, Volker, Rosenweg 16, 24214 Gettorf, (DE)
Hernekamp, Christoph, Dr., Bulker Weg 14a, 24229 Strande, (DE)
LEGAL REPRESENTATI VE:
Detrich, Barbara et al (63472), Pheinmetall AG Zentrale Patentabteilung
Postfach 10 42 61, 40033 Dusseldorf, (DE)
PATENT (CC, No, Kind, Date): EP 1044851 A2 001018 (Basic)
                                              EP 1044851
                                                                 АЗ
                                                                     010411
                                              EP 1044851 B1 040915
                                              EP 1044851 B1
                                                                     040915
APPLICATI CV. (CC. No. Date): EP 1044011 58 II 04429 PPL CPI TV. (CC. No. Date): EP 104422 90412 DESI GNATED STATES: DE: FR. GB; NI. SE EXTENDED DESI GNATED STATES: DE: FR. GB; NI. SE EXTENDED DESI GNATED STATES: AL: LT. LV; MY. FRQ. SI INTERNATI CVAL. PATENT CLASS (V7): B60R-016/02 RSIFACT CVALED COUNT: S
                                              EP 2000101548 000127;
NOTE:
   Figure number on first page: 2
LANGUAGE (Publication, Procedural, Application): German; German; FULLTEXT AVAILABILITY:
Available Text Language
                                          Ubdat e
                                                         Word Count
         CLAIMS A
                       (German)
(English)
                                         200042
                                                            268
         CLAIMS B
                                         200438
                                                            378
         CLAIMS B
                          (German)
                                         200438
                                                            314
                          (French)
                                         200438
                                                            413
         SPEC A
SPEC B
                                                            932
                          (German)
                                         200042
                          (German)
                                       200438
                                                          1080
Total word count - document A
Total word count - document B
                                                          1200
                                                          2185
Total word count - documents A + B
                                                          3385
... CLAIMS has a connection (5) and control nodes (2) as well as a number of
         controlled switches (3), two or more tap controllers (1.1, 1.2, 1.3, 1.4, 1.5) are connected in between in...
21/3, K/7 (Item 7 from file: 348)
DIALOG(R) File 348: EUROPEAN PATENTS
(c) 2008 European Patent Office. All rts. reserv.
00877576
Automatic gain control
Aut omat i sche Verst arkungsregel ung
```

(JP), (applicant designated states: DE, FR, GE)
INVENTOR:
Haruta, Tsutomu, Intellectual Property Division, Sony Corporation,
6-7-35, Kitashi nagawa, Shi nagawa-ku, Tokyo 141, (JP)
Kumano, Kazuo, Intellectual Property Division, Sony Corporation,
Kitashi nagawa, Shi Tokyo 141, (JP)

Automatische Versian kungerigen eine Commande de gain automatique PATENT ASSI CNEE: SOLY COPPOPATION (214025), 6-7-35 Kitashinagawa Shinagawa-ku, Tokyo 141,

```
LEGAL REPRESENTATI VE:
    Pilch, Adam John Michael et al (50481), D. YOUNG & CO., 21 New Fetter
      Tch, Adam John M cnaer et al (1987).
Lane, London EC4A 1DA, (CB)
ENT (CC, No, Kind, Date): EP 803977 A2 971029 (Basic)
EP 803977 A3 980520
PATENT (CC. No., Kind. Date):
                                                 EP 97302628 970417;
PFI CRI TY (Co. No. Date): EP 9/30/2282 9/0417;
PFI CRI TY (Co. No. Date): JP 96102299 960424
DESI GNATED STATES: DE; FR. G8
INTERNATI CNAL PATENT CLASS (V7): H03G-003/00; H03G-003/20; H03G-001/00; ABSTRACT WCFD COUNT: 122
APPLICATION (CC, No, Date):
LANGUAGE (Publication, Procedural, Application): English; English; English FULLTEXT AVAILABILITY:
Available Text Language
                                             Updat e
                                                             Word Count
          OLAIMS A (English)
                                                                295
                                            9710W4
          SPEC A
                          (English)
                                          9710W4
                                                              2579
Total word count - document A
                                                              2874
Total word count - document B
Total word count - documents A + B
                                                              2874
... SPECIFICATION also to the input terminal of the filter 2.
      The decoder 5 decodes the 8-bit gain indicating digital signal
   outputted as a feedback control signal from the digital detector 4 and
   depending on the decoded content, outputs a switch designation signal, which designates one switch to be turned on out of the entire M switches of the switch group 6, to a tap controller 6a of the
   switch group 6.
      The Mon/off
                            switches of the switch group 6 are controllable to be
   turned on or off individually by the tap controller 6a. More specifically, when the switch designation signal outputted from the
   decoder 5 designates the nth switch, the tap controller 6a turns on (connects) only the switch Sn)) out of the entire...
21/3, K/8 (Item 8 from file: 348)
DIALOG(R) FILE 348: EUROPEAN PATENTS
(c) 2008 European Patent Office. All rts. reserv.
00709425
System testing device and method using a JTAG circuit
Vorrichtung und Verfahren zum Testen eines Systems unter Verwendung eines
JTAG-Schaltkreises
Dispositif et procede utilisant un circuit JTAG pour tester un systeme
PATENT ASSIGNEE:
   FWITSU LIM TED, (211460), 1015, Kamikodanaka, Nakahara-ku, Kawasaki-shi,
Kanagawa 211. (JP). (Proprietor designated states: all)
I NVENTOR
   Kawano, Kayoko, c/o Fujitsu Limited, 1015, Kamikodanaka, Nakahara-ku,
   rawanio Rayoni do Prungas 21 mileo, 1015, kamikodanikas, hakaniara-ku,
Takada, Aragushi, kangalas 21 mileo, 1015, kamikodanaka, Nakahara-ku,
Kawasaki-shi, Kanagawa, 211. (JP)
Sutou, Shinichi, c/o Pujitsu Program, Laboratories Limited, 4-19,
Shinyokohama 2-chome, Kouhoku-ku, Yokohama-shi, Kanagawa, 222, (JP)
Hara, Kazuhiro, 908-18, Yabuhara, Kiso-mura, Kiso-gun, Nagano, 399-62,
(JP)
LEGAL REPRESENTATI VE:
Schmidt-Evers, Jurgen, Dipl.-Ing. et al (10439), Patentanwalte
Mtscherlich & Partner, Sonnenstrasse 33, 80331 Munchen, (DE)
PATENT (CC, No, Kind, Date): EP 672910 A1 950920 (Basic)
EP 672910 B1 030604
APPLICATION (CC, No, Date):
                                                 EP 95103342 950308:
APPLICATION (CC, No, Date): EP 95103342 950308;
PPLICPLTY (CC, No, Date): JP 9446706 940317
DESIGNATED STATES: DE; FR, GB
INTERNATIONAL PATENT CLASS (V7): Q01F-031/28; Q01F-031/317
ABSTRACT WORD COUNT: 82
NOTE:
   Figure number on first page: 4
LANGUAGE (Publication, Procedural, Application): English; English; English FULLTEXT AVAILABILITY:
Available Text Language Update
CLAIMS A (English) EPAB95
                                                             Word Count
                                                              879
```

```
CLAIMS B (English) 200323
                                    1107
                (German)
      CLAIMS B
                          200323
                                      998
      CLAIMS B
                (French)
                          200323
                                     1277
      SPEC A
               (English)
                          FPAR95
                                     5729
      SPEC B
               (English) 200323
                                     5738
Total word count - document A
                                     6609
Total word count - document B
                                     9120
Total word count - documents A + B 15729
```

... SPECIFICATION reaching the terminal of the LSI on the principle of a scan test.

The bypass register 102 comprises a stage of shift register and enables an input from the test data input TDI to be bypassed to the test data output TDO. Accordingly, the bypass register 102 is used when data are bypassed from a LTAC circuit to another. LTAC circuit

are bypassed from a JTAG circuit to another JTAG circuit.

The TAP controller 107 shifts data to the instruction register 104, the boundary scan register 101, or the bypass register 102 using the test mode selection input TMS and test clock input TOK. The data written to the instruction register 104 are input to the data register selector 103 to select either the boundary scan register 101 or the bypass register 101 or the bypass register 101 or the data register selector 103 to select either the boundary scan register 101 or the bypass register 102 using the selector 103 to select either the boundary scan register 101 or the

...The multiplexer 2 106 (MJX 2) selects and outputs an output signal from the instruction register 104, boundary scan register 101, or bypass register 102.

register U.S. we the state transition of a test logic. The state transition on of the test logic is controlled by the TAP controller 107 to realize various test states. The TAP controller 107 is controlled by the test mode selection input TMS, test clock input TCX and...

... SPECIFICATION reaching the terminal of the LSI on the principle of a scan test.

The bypass register 102 comprises a stage of shift register and enables an input from the test data input TD1 to be bypassed to the test data output TD0 Accordingly, the bypass register 102 is used when data are bypassed from a JTAG circuit to another JTAG circuit.

The TAP controller 107 shifts data to the instruction register

The IAP controller 107 shifts data to the instruction register 104, the boundary scan register 101, or the bypass register 102 using the test mode selection input TMC and test clock input TMC. The data written to the instruction register 104 are input to the data register selector 103 to select either the boundary scan register 101 or the bypass register 102.

...The multiplexer 2 106 (MUX 2) selects and outputs an output signal from the instruction register 104, boundary scan register 101, or bypass register 102.

register 102. Figure 2 shows the state transition of a test logic. The state transition of the test logic is controlled by the TAP controller 107 to realize various test states. The TAP controller 107 is controlled by the test mode selection input TMS, test clock input TCK, and...

21/3, K/9 (Item 9 from file: 348) DIALCQ(R) File 348: EUROPEAN PATENTS (c) 2008 European Patent Office. All rts. reserv.

00682287 Integrated microprocessor. Integrierter Mikroprozessor. Microprocesseur integre. PATENT ASSIGNEE:

"ADVANCED MICRO DEVICES INC. (32.812.4), One AMD Place, P.O. Box 34.53, Sunnyvale, California 94088-3453, (US), (applicant designated states: BE: DE: DK: ES; FR; GB; GR; IE; IT; LU; NL; PT; SE) INVENTOR:

Magnusson, Hans L., 202 Caracara Drive, Buda, Texas 78610, (US) Gephardt, Douglas D., 8906 Pommyne Lane, Austin, Texas 78748, (US) Mudgett, Dan S., 7610 Mfflin Kenedy Terrace, Austin, Texas 78749, (US) LEGAL REPRESENTATIVE:

Lucking M. Hugh Ronald et al (38051), Brookes & Martin 52/54 High Holborn, London WCH 65E, (68) PATENT (CC, No, Kind, Date): EP 652516 A1 950510 (Basic) APPLICATION (CC, No, Date): EP 94307736 941021;

```
PRI CPI TY (CC, No, Date): US 147695 9311103
DESI GNATED STATES: BE; DE; DK; ES; FR; GB; GR; IE; IT; LU; NL; PT; SE
INTERNATI CNAL PATENT CLASS (V7): C06F-011/00;
ABSTRACT WORD COUNT: 195
LANGUAGE (Publication, Procedural, Application): English; English; English
Available Text Language
                                      Updat e
                                                    Word Count
        CLAIMS A (English)
                                     EPAB95
                                                     1379
                      (English) EPAB95
        SPEC A
                                                     11501
Total word count - document A
                                                    12880
Total word count - document B
                                                    12880
Total word count - documents A + B
... SPECIFICATION by clocking signal TOK.
A test access port (TAP) controllier 352 is coupled to shift register
310 to control the transfer of input information from host 200 to HDT 15
  vi a. . .
... I EEE Standard Test Access Port (TAP) and Boundary-Scan Architecture,
  IEEE Std. 1149.1-1990. More particularly, TAP controller 352 is a synchronous finite state machine which responds to changes in the TMS and
 21/3, K/10
                     (Item 10 from file: 348)
DI ALOG( R) FI Le 348: EUROPEAN PATENTS
(c) 2008 European Patent Office. All rts. reserv.
00564013
Large-scale integrated circuit device
Hochintegriertes IC
Dispositif de circuit a haute densite d'integration
PATENT ASSIGNEE
   NEC CORPORATION, (236690), 7-1, Shiba 5-chome, Minato-ku, Tokyo, (JP),
(Proprietor designated states: all)
| NVENTCR:
   Shoda, Masahiko, c/o NEC Corporation, 7-1, Shiba 5-chome, M nato-ku,
Toyko, (JP)
LEGAL REPRESENTATI VE:
   Glawe, Delfs, Moil & Partner (100692), Patentanwalte Postfach 26 01 62,
     80058 Munchen, (DE)
                                          EP 565866 A2
                                                               931020 (Basic)
PATENT (CC. No. Kind. Date):
                                          EP 565866 A3 971105
                                          EP 565866 B1 020102
APPLICATION (CC. No. Date): EP 93103944 9303-
PFI ORI TY (CC. No. Date): JP 9263929 920319
DESIGNATED STATES: DE: FR: GS: IT
INTERNATIONAL PATENT CASS (V7): G01R-031/3185
ARSTRACT WORD COLUM: 206
                                          EP 93103944 930311;
NOTE:
   Figure number on first page: 1
LANGUAGE (Publication, Procedural, Application): English; English; English FULLTEXT AVAILABILITY:
Available Text Language
CLAIMS A (English)
CLAIMS B (English)
                                      I Indat e
                                                    Word Count
                                     EPABF1
                                                       749
                                      200201
                                                       893
        CLAIMS B
                      (German)
(French)
(English)
                                      200201
                                                       704
        CLAIMS B
                                      200201
                                                     1114
        SPEC A
SPEC B
                                      EPARE1
                                                     4867
                      (English)
                                     200201
                                                     4259
Total word count - document A
Total word count - document B
                                                     5616
                                                     6970
Total word count - documents A + B
                                                  12586
... SPECIFICATION bus freezing signal 15, a reset signal 15 generated as one of a control signal group 215 by the TAP controller 201 (the same as the TAP controller 201 of Fig. 9) is used.
      The content...
```

...1, and illustrated in Fig. 2. Amongst, the reset signal 15 is adapted to

```
be switched from HIGH level to LOW level while the test mode select
       signal (TMS) 6 is
... SPECIFICATION bus freezing signal 15, a reset signal 15 generated as one of a control signal group 216 by the TAP controller 201 (the same as the TAP controller 201 of Fig. 9) is used.
                The content
...1, and illustrated in Fig. 2. Amongst, the reset signal 15 is adapted to be switched from HIGH level to LOW level while the test mode select
       signal (TMS) 6 is...
    21/3, K/11
                                                        (Item 11 from file: 349)
DIALOG(R) FILE 349: PCT FULLTEXT
(c) 2008 W PO Thomson. All rts. reserv.
01210181 'Image available' METHODS AND DEVICES FOR INJECTING COMMANDS IN SYSTEMS HAVING MULTIPLE MULTI-PROCESSOR CLUSTERS
 PROCEDES ET DISPOSITIFS D'INJECTION DE COMMANDES DANS DES SYSTEMES
POSSEDANT PLUSIEURS GROUPES DE MULTI PROCESSEURS
 Pat ent Applicant / Assignee:
       NEW SYS INC, 10814 Jollyville Poad, Building 4, Suite 300, Austin, TX
78759, US, US (Residence), US (Nationality), (For all designated states
                except: US)
Patent Applicant/Inventor:
GURU Prasach, 1111 (Calianish Park Drive, Austin, TX 78750, US, US
(Designated only for: US)
       usmu mrasadn, 1111 (alianish Mark Urive, Austin, TX 78750, US, US, (Pesidantede), US (Nationality), (Designated only for: US, US, US, CASCO David B, 10337 Ember Glen Drive, Austin, TX 78726, US, US, CHesidence), US (Nationality), (Designated only for: US), KCTA Pajesh, 5817 Mramonte Drive, Austin, TX 78759, US, US, (Pesidence), IN (Nationality), (Designated only for: US)
DIESING Scott, 8610 Columbia Falls Drive, Pound Pock, TX 78681, US, US, (Pesidence), IS (Nationality), (Pesidence), US, (Nationality), (
DIESING Scott, 8610 Columbia Halis Drive, Hound Hock, IX / Jebei, US, UR (Pesi Gence), US (Nationality), (Designated only for: US)
Legal Representative:
SAMPSON Roger S (et al) (agent), Beyer Weaver & Thomas, LLP, P. Q. Box 778, Berkeley, CA 94704-0778, US, Patent and Priority Information (Country, Number, Date):
Patent: MD 200517752 A1 20050224 (WD 0517752)
Application: WD 2004US22938 20040716 (PCT/WD US04022935)
 Priority Application: US 2003635700 20030805
Designated States:
 (All protection types applied unless otherwise stated - for applications
 2004+)
       JUST 19 BL MIAT AU AZ BA BB BE BR BW BY BZ CA CH CN CC CR CU CZ DE DY DM
DZ CR CE EE GE SF I GB CO CE CH CH MF HAIL DIL IN IN IS JR FEK GA FK FAR FZ L C
DZ CR CE EE GE SF I GB CO CE CH CH MF HAIL DIL IN IN IS JR FEK GA FK FAR FZ L C
BU SC SD SE SG SK SL SY TJ JIM TH TH TT ZU MG GA SIZ WG MY GF PH PIL PT FO
GED AT BE BG CH CY CZ DE DK EE ES FI FR CB GR HU IE IT LU MC NL PL PT FO
SE SI SK TR
           JOA) BF BJ OF CS CI CM GA GN GO GW M. MP NE SN TD TG
AP) BW GH GW KE LS MW MZ NA SD SL SZ TZ UG ZM ZW
EA) AM AZ BY KG KZ MD PU TJ TM
 Publication Language: English
 Filing Language: English
Fulltext Word Count: 11676
```

Fulltext Availability: Detailed Description Detailed Description

.. serial data path. In Capture IR state 344, status information is captured by the instruction register.

From a Capture state, TAP controller 321 enters either a Shift state or an Exit I state. More commonly, TAP controller 321 enters a Shift state, enabling test data or status information to be shifted out...

21/3, K/12 (Item 12 from file: 349) DIALOG(R) File 349: PCT FULLTEXT

```
(c) 2008 W PO Thomson, All rts, reserv.
01122514 **Image available**
BOUNDARY SCAN WITH STROBED PAD DRI VER ENABLE
REGISTRE À DECALAGE PERIPHERIQUE AVEC VALIDATION DE L'ETAGE D'ATTAQUE DE PLOT STROBEE
Patent Applicant/Assignee:
   LOGICVISION INC, 101 Metro Drive, Third Floor, San Jose, CA 95110, US, US
(Pesidence), US (Nationality), (For all designated states except: US)
Patent Applicant/Inventor:
   atemin First Ceant / Invents A beatha Street. Ctawa, Ontario KOH 6,12, CA, CA
(Nesidence), CA (Nationality), (Designated only for: US)
(AUTH ER Pierre, 42 Croissant de la Paix, Aylmer, Quebec J9H 3X8, CA, CA
(Pesidence), CA (Nationality), (Designated only for: US)
(NADEAU DCSTIE Benoit, 17 Croissant de la Paix, Aylmer, Quebec J9H 3X7, CA
, CA (Residence), CA (Nationality), (Designated only for: US)
Legal Representative:
PROLIX Eugene E (agent), LogicVision (Canada), Inc., 1525 Carling Avenue,
Patent and Priority Information (Country, Number, Date):
Patent: WO 20044601 Al 20040527 (WO 0444601)
Application: WO 2003US35423 20031106 (PCT/WO US03035423)
Priority Application: US 2002425994 20021114
Designated States:
(Protection type is "patent" unless otherwise stated - for applications
prior to 2004
   'I OF TO 2004) AM AT AU AZ BA BB BG BR BY BZ CA CH ON CO OR CU CZ DE DK DM DZ
BC EE EG ES FI GB GO GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK
BL IS LT LU LV MA MO MG MK MM MW MK MI NO NO Z OM PG PH PL PT ROPUSC
SD SE SG SK SL SY TJ TM TN TR TT TZ MA UG US UZ VC VN YU ZA ZM ZW
(EP) AT BE GG CH CY CZ DE DK EE ES FI FR GG PH HU IE IT LU MC NL PT PO SE
   SI SK TR
    (PA) BF BJ CF CG CI CM GA GN GO GW ML MR NE SN TD TG
(AP) BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW
(EA) AM AZ BY KG KZ MO PU TJ TM
Publication Language: English
Filing Language: English
Fulltext Word Count: 5428
Fulltext Availability:
   Detailed Description
Detailed Description
       Mode, ClockDR, and UpdateDR signals to control the boundary scan cells
   which form boundary scan register 42. Additional TAP controller outputs include forceDisable, which may be the logic value of a bit the instruction Register, Capture-DR which 5 indicates when the TAP
   controller is in its Capture-DR state...
                          (Item 13 from file: 349)
 21/3 K/13
DI ALCG(R) File 349: PCT FULLTEXT
(c) 2008 W PO Thomson, All rts, reserv.
01004437 "Image avail able" CONFIGURABLE ASIC MEMORY BIST CONTROLLER EMPLOYING MULTI PLE STATE MACHINES CONTROLLEUR BIST A MEMORE A CIPCUIT INTEGRE SPECIFICUE (ASIC) CONFIGURABLE
       UTILISANT DES MACHINES A ETATS MULTIPLES
Patent Applicant/Assignee:
SUN M CROSYSTEMS INC, 4150 Network Circle, Santa Clara, CA 95054, US, US
       (Residence), US (Nationality)
Inventor(s):
DCPSEY Michael C. 9450-B Mira Mesa Blvd., #350, San Diego, CA 92126, US,
Legal Representative:
   KIVLIN B Noel (et al) (agent), Meyertons, Hood, Kivlin, Kowert & Goetzel,
P.C., P.O. Box 398, Austin, TX 78767-0398, US,

        Patent and Priority Information (Country, Number, Date):
        Patent:
        W0 200344440 A2 20030424 (W0 0334440)

        Application:
        W0 2002US32058 20021007 (PCT7W0 US0232058)

Priority Application: US 2001976707 20011012
Designated States:
(Protection type is "patent" unless otherwise stated - for applications
```

```
prior to 2004)
  rior to 2004) A RUI AZ SA EB SIG BRIBY BZ CA OLION CO CRIOU CZ DE DK DM DZ RE AG AL AM AU AZ SA EB SIG BRIBY BZ CA OLION CO CRIOU CZ DE DK DM DZ ES EE SI FI MA GO GE GM GM MF HIND ILLIN SUPPLIE KIG KIP KR KIZ CK KIR SK SI SI SK SI TI MA GO GE GM GM MF HIND KIR WO VIZ CA JUH HI. PI FI PO FUI SD SE SIS SIS SK SI. TI JI MIN TIR TI TI ZU AU LIG LIV WI VIZ AZ AZ ME GRILE IT LUI MC NL. PT SE SK TR (EP) AT SEE SIG COS COM AS GO MA GO MM. MF NE SIS TI TI GO GRILE IT LUI MC NL. PT SE SK TR (AP) GH GW KE LIS MW MZ SD SI. SZ TZ UG ZM ZW
Publication Language: English
Filing Language: English
Fulltext Word Count: 7550
Patent and Priority Information (Country, Number, Date):
                                         ... 20030424
   Pat ent :
Fulltext Availability:
   Detailed Description
Publication Year: 2003
Detailed Description
... 140 are the contents of memory elements of the BIST controller I 00,
   such as registers, as is discussed fluther below.
  The controller 100 comprises a portion of an integrated circuit..
... ASIC') 150. The ASIC 150 includes a testing interface 180, preferably a Joint Action Test Group ("JTAG") tap controller, through which the BIST of the dual mode BIST controller 1 00 can be invoked...
                           (Item 14 from file: 349)
 21/3. K/14
DIALOG(R) File 349: PCT FULLTEXT
(c) 2008 W PO Thomson. All rts. reserv.
01004436 ''Image available''
MEMORY BIST BUTCH'N NG A MEMORY BIST SIGNATURE
AUTO TEST_INTEGRE_DE MEMORRE FAISANT APPEL A UNE SIGNATURE D'AUTO-TEST
       INTEGRE DE MEMOIRE
Pat ent Applicant/Assignee:
SUN M CROSYSTEMS INC, 4150 Network Circle, Santa Clara, CA 95054, US, US
       (Residence), US (Nationality)
Inventor(s):
DCRSEY Michael C, 9450-B Mira Mesa Blvd., #350, San Diego, CA 92126, US,
Legal Representative:
   KIVLIN B Noel (agent), Meyertons, Hood, Kivlin, Kowert & Goetzel, P.C.,
P.O. Box 398, Austin, TX 78767-0398, US,
Patent and Priority Information (Country, Number, Date).
Patent: WD 200334439 A2 20030424 (WD 0334439)
Application: WD 2002US31883 20021007 (PCT/WD US0231883)
Priority Application: US 2001976701 20011012
Designated States:
(Protection type is "patent" unless otherwise stated - for applications
prior to 2004)
  FIOR 10 2004) AN AT ALU AZ 9A 58 BS 9S 9F BY 8Z CA CH CN CO CR CU CZ DE DK DN DZ

AE AG AL AM AT ALU AZ 9A 58 BS 9S 9F BY 8Z CA CH CN CO CR CU CZ DE DK DN DZ

BS LT BS FI CB CO CE CH CM FH ALU DILL IN 15 UP KE KEK PK FI CZ LC KL L R

SS LT DT MT NT TR TT TZ LAU GU EU KY NY UZ AZ MT

(EP) AT BE BG CH CY CZ DE DK EE ES FI FR CB CR IE IT LU MC NL PT SE SK TR

(AP) GH GN KE LS MW MZ SD SL SZ TZ UG ZM ZW
Publication Language: English
Filing Language: English
Fulltext Word Count: 7610
Patent and Priority Information (Country, Number, Date):
   Pat ent :
                                          ... 20030424
Fulltext Availability:
   Detailed Description
   Claims
Publication Year: 2003
```

- Detailed Description
  ... signature 140 are the contents of memory elements of the BIST
  controller 100, such as registers, as is discussed further below.
  The controller 100 comprises a portion of an integrated circuit...
- ...ASIC') 150. The ASIC 150 includes a testing interface 180, preferably a Joint Test Action Group ("JTAG") tap controller, through which the BIST of the dual mode

Claim

- ... integrated circuit device of claim 15, wherein the testing interface comprises a Joint Test Action Group tap controller.

  - 23 ...logic built-in self-test and storing the results thereof, and a multiple input signature register capable of storing the results of an executed logic built-in self-test.